參數(shù)資料
型號: R2051K01
廠商: RICOH COMPANY LTD
元件分類: 時鐘/數(shù)據(jù)恢復(fù)及定時提取
英文描述: 0 TIMER(S), REAL TIME CLOCK, QCC12
封裝: 2 X 2 MM, 0.85 MM PITCH, ULTRA-COMPACT, FFP, 12 PIN
文件頁數(shù): 6/53頁
文件大小: 343K
代理商: R2051K01
R2051 Series
12345
Rev.1.04
- 14 -
(5) CT2, CT1, and CT0
Periodic Interrupt Selection Bits
Description
CT2
CT1
CT0
Wave
form
mode
Interrupt Cycle and Falling Timing
0
-
OFF(H)
(Default)
0
1
-
Fixed at “L”
0
1
0
Pulse Mode
*1)
2Hz (Duty50%)
0
1
Pulse Mode
*1)
1Hz (Duty50%)
1
0
Level Mode
*2)
Once per 1 second (Synchronized with
second counter increment)
1
0
1
Level Mode
*2)
Once per 1 minute (at 00 seconds of every
minute)
1
0
Level Mode
*2)
Once per hour (at 00 minutes and 00
seconds of every hour)
1
Level Mode
*2)
Once per month (at 00 hours, 00 minutes,
and 00 seconds of first day of every
month)
* 1) Pulse Mode: 2-Hz and 1-Hz clock pulses are output in synchronization with the increment of the second
counter as illustrated in the timing chart below.
/INTR Pin
Rewriting of the second counter
CTFG Bit
Approx. 92s
(Increment of second counter )
In the pulse mode, the increment of the second counter is delayed by approximately 92
s from the
falling edge of clock pulses. Consequently, time readings immediately after the falling edge of clock
pulses may appear to lag behind the time counts of the real-time clocks by approximately 1 second.
Rewriting the second counter will reset the other time counters of less than 1 second, driving the /INTR
pin low.
* 2) Level Mode: Periodic interrupt signals are output with selectable interrupt cycle settings of 1 second, 1
minute, 1 hour, and 1 month. The increment of the second counter is synchronized with the falling
edge of periodic interrupt signals. For example, periodic interrupt signals with an interrupt cycle setting
of 1 second are output in synchronization with the increment of the second counter as illustrated in the
timing chart below.
(Increment of
second counter)
Setting CTFG bit to 0
(Increment of
second counter)
(Increment of
second counter)
CTFG Bit
/INTR Pin
*1), *2) When the oscillation adjustment circuit is used, the interrupt cycle will fluctuate once per 20sec. or
60sec. as follows:
Pulse Mode: The “L” period of output pulses will increment or decrement by a maximum of
±3.784 ms. For
example, 1-Hz clock pulses will have a duty cycle of 50
±0.3784%.
相關(guān)PDF資料
PDF描述
R3F10031NSP FLASH, 8 MHz, MICROCONTROLLER, PDSO24
R3F10011NSP FLASH, 8 MHz, MICROCONTROLLER, PDSO20
R3F10011NXXXSP MROM, 8 MHz, MICROCONTROLLER, PDSO20
R42181 SINGLE COLOR LED, RED, 5.6 mm
R42182 SINGLE COLOR LED, RED, 5.6 mm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R2051K01-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function
R2051K02-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function
R2051S01-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function
R2051S02-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function
R2051S03-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:2 wire interface Real-Time Clock ICs with Battery Backup switch-over Function