參數(shù)資料
型號： QL8150-6PFN144C
廠商： QUICKLOGIC CORP
元件分類： FPGA
英文描述： FPGA, 640 CLBS, 188946 GATES, PQFP144
封裝： LEAD FREE, TQFP-144
文件頁數(shù)： 23/96頁
文件大?。?/td> 1607K
代理商： QL8150-6PFN144C
2007 QuickLogic Corporation
Eclipse II Family Data Sheet Rev. Q
3
Programmable Logic Architectural Overview
The Eclipse II logic cell structure is presented in Figure 2. This architectural feature addresses today's register-
intensive designs.
The Eclipse II logic cell structure presented in Figure 2 is a dual register, multiplexer-based logic cell. It is
designed for wide fan-in and multiple, simultaneous output functions. Both registers share CLK, SET, and
RESET inputs. The second register has a two-to-one multiplexer controlling its input. The register can be
loaded from the NZ output or directly from a dedicated input.
NOTE: The input PP is not an “input” in the classical sense. It is a static input to the logic cell and selects
which path (NZ or PS) is used as an input to the Q2Z register. All other inputs are dynamic and can
be connected to multiple routing channels.
The complete logic cell consists of two six-input AND gates, four two-input AND gates, seven two-to-one
multiplexers, and two D flip-flops with asynchronous SET and RESET controls. The cell has a fan-in of 30
(including register control lines), fits a wide range of functions with up to 17 simultaneous inputs, and has six
outputs (four combinatorial and two registered). The high logic capacity and fan-in of the logic cell
accommodates many user functions with a single level of logic delay while other architectures require two or
more levels of delay.
Table 3: Performance Standards
Function
Description
Slowest Speed Grade
Fastest Speed Grade
Multiplexer
16:1
2.8 ns
2.4 ns
Parity Tree
24
3.4 ns
2.9 ns
36
4.6 ns
3.9 ns
Counter
16 bit
275 MHz
328 MHz
32 bit
250 MHz
300 MHz
FIFO
128 x 32
197 MHz
235 MHz
128 x 64
188 MHz
266 MHz
256 x 16
208 MHz
248 MHz
Clock-to-Out
4 ns
3.3 ns
System clock
200 MHz
300 MHz
相關(guān)PDF資料
PDF描述
QL8150-6PFN144I FPGA, 640 CLBS, 188946 GATES, PQFP144
QL8150-6PFN144M FPGA, 640 CLBS, 188946 GATES, PQFP144
QL8150-7PFN144C FPGA, 640 CLBS, 188946 GATES, PQFP144
QL8150-7PFN144I FPGA, 640 CLBS, 188946 GATES, PQFP144
QL8150-7PFN144M FPGA, 640 CLBS, 188946 GATES, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL8250 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8250-6PQN208C-5690 制造商:QuickLogic Corporation 功能描述:
QL8250-6PQN208C-5691 制造商:QuickLogic Corporation 功能描述:
QL82SD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PB516 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*