- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296941 > QL6250E-8PQ208M (QUICKLOGIC CORP) FPGA, 960 CLBS, 248160 GATES, PQFP208 PDF資料下載
參數(shù)資料
| 型號： | QL6250E-8PQ208M |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 960 CLBS, 248160 GATES, PQFP208 |
| 封裝： | 28 X 28 MM, 3.35 MM HEIGHT, MS-028, PLASTIC, QFP-208 |
| 文件頁數(shù)： | 8/64頁 |
| 文件大?。?/td> | 850K |
| 代理商： | QL6250E-8PQ208M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
2006 QuickLogic Corporation
Eclipse-E Family Data Sheet Rev. A
16
Bypass Instruction. The Bypass Instruction allows data to skip a device boundary scan entirely, so the
data passes through the bypass register. The Bypass instruction allows users to test a device without passing
through other devices. The bypass register is connected between the TDI and TDO pins, allowing serial data
to be transferred through a device without affecting the operation of the device.
JTAG BSDL Support
BSDL-Boundary Scan Description Language
Machine-readable data for test equipment to generate testing vectors and software
BSDL files available for all device/package combinations from QuickLogic
Extensive industry support available and ATVG (Automatic Test Vector Generation)
Security Links
There are several security links to disable reading logic from the array, and to disable JTAG access to the
device. Programming these optional links completely disables access to the device from the outside world and
provides an extra level of design security not possible in SRAM-based FPGAs. The option to program these
links is selectable through QuickWorks in the Tools/Options/Device Programming window in SpDE.
Power-Up Loading Link
The flexibility link enables Power-Up Loading of the Embedded RAM blocks. If the link is programmed, the
Power Up Loading state machine is activated during power-up of the device. The state machine communicates
with an external EPROM via the JTAG pins to download memory contents into the on-chip RAM. If the link
is not programmed, Power-Up Loading is not enabled and the JTAG pins function as they normally would.
The option to program this link is selectable through QuickWorks in the Tools/Options/Device Programming
window in SpDE. For more information on Power-Up Loading, see QuickLogic Application Note 55 at
. See the Power-Up Loading power-up sequencing
requirement for proper functionality in Figure 15.
相關PDF資料 |
PDF描述 |
|---|---|
| QL6250E-8PS484C | FPGA, 960 CLBS, 248160 GATES, PBGA484 |
| QL6250E-8PS484I | FPGA, 960 CLBS, 248160 GATES, PBGA484 |
| QL6250E-8PS484M | FPGA, 960 CLBS, 248160 GATES, PBGA484 |
| QL6325-4PB516C | FPGA, 1536 CLBS, 320640 GATES, PBGA516 |
| QL8150-6PTN196M | FPGA, 640 CLBS, 188946 GATES, PBGA196 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| QL6325PQ208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| QL6325PT280 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| QL63D5SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode |
| QL63F5SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode |
| QL63H5S-A | 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:INGaAIP Laser Diode |
發(fā)布緊急采購，3分鐘左右您將得到回復。