參數(shù)資料
型號: QL5064-33BPS484I
廠商: QUICKLOGIC CORP
元件分類: 總線控制器
英文描述: PCI BUS CONTROLLER, PBGA484
封裝: PLASTIC, BGA-484
文件頁數(shù): 11/45頁
文件大?。?/td> 635K
代理商: QL5064-33BPS484I
2006 QuickLogic Corporation
QL5064 QuickPCI Data Sheet Rev. I
19
Interrupt Control
interrupt_i
O
Active High and level sensitive. When active and not masked, asserts a PCI
interrupt.
interrupt_o
I
Active High. Indicates an interrupt is pending for the FPGA to service.
Master Arbitration Control
fpga_loc_sel[1:0]
O
FPGA arbitration select. If the FPGA has control of the master-modeling
arbitration, these bits determine which DMA channel should initiate a DMA
transfer after the next arbitration cycle. Has relationship to pci_clk.
00 => Receive channel 1 has access to the bus
01 => Receive channel 0 has access to the bus
10 => Transmit channel 1 has access to the bus
11 => Transmit channel 0 has access to the bus
fpga_bus_req[3:0]
I
Active High. Master request status. Indicates that the respective master has need
to access the PCI bus. Has relationship to pci_clk.
fpga_bus_req[0] = receive channel 1
fpga_bus_req[1] = receive channel 0
fpga_bus_req[2] = transmit channel 1
fpga_bus_req[3] = transmit channel 0
a. I = Input from PCI to FPGA
O = Output from FPGA to PCI
Table 2: PCI Back-End Interface Signals (Continued)
Symbol
I/Oa
Description
相關(guān)PDF資料
PDF描述
QLPXA263B1C400 32-BIT, 400 MHz, RISC PROCESSOR, PBGA294
QL5810-66CPTN196I PCI BUS CONTROLLER, PBGA196
QL5820-33BPTN196C PCI BUS CONTROLLER, PBGA196
QL5842-33BPSN484M PCI BUS CONTROLLER, PBGA484
QT83C154XXX-L 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL5064-66APS484C-5541 制造商:QuickLogic Corporation 功能描述:
QL5064-66APS484I-5541 制造商:QuickLogic Corporation 功能描述:
QL5064-66BPS484C-5725 制造商:QuickLogic Corporation 功能描述:
QL5064-75CPS484C-5616 制造商:QuickLogic Corporation 功能描述:
QL5064-75CPS484I-5612 制造商:QuickLogic Corporation 功能描述: