參數(shù)資料
型號: QL3040-0PB456I
廠商: QUICKLOGIC CORP
元件分類: FPGA
英文描述: 40000 usable PLD gate pASIC 3 FPGA combining High performance and high density
中文描述: FPGA, 1008 CLBS, 40000 GATES, 225 MHz, PBGA456
封裝: 35 X 35 MM, 2.33 MM HIEGHT, 1.27 MM PITCH, PLASTIC, MS-034BAR-2, BGA-456
文件頁數(shù): 48/49頁
文件大?。?/td> 885K
代理商: QL3040-0PB456I
www.quicklogic.com
2005 QuickLogic Corporation
pASIC 3 FPGA Family Data Sheet Rev. D
8
Power-Up Sequencing
Figure 5: Power-Up Requirements
When powering up a device, the VCC/VCCIO rails must take 400 s or longer to reach the maximum value
(refer to Figure 5).
NOTE: Ramping V
CC/VCCIO to the maximum voltage faster than 400 s can cause the device to behave
improperly.
For users with a limited power budget, keep (VCCIO -VCC)MAX ≤ 500 mV when ramping up the power supply.
Vol
tage
V
CCIO
V
CC
(V
CCIO -VCC)MAX
Time
400 us
V
CC
相關(guān)PDF資料
PDF描述
QL3040-0PQ208I 40000 usable PLD gate pASIC 3 FPGA combining High performance and high density
QL3006-0PFN100I FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-1PFN100C FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-1PFN100I FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-1PFN100M FPGA, 160 CLBS, 6000 GATES, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL3040-0PL84M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
QL3040-0PQ208C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
QL3040-0PQ208I 制造商:QuickLogic Corporation 功能描述:
QL3040-0PQ208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
QL3040-0PQ240C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)