- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296937 > QL3040-0PB456I (QUICKLOGIC CORP) 40000 usable PLD gate pASIC 3 FPGA combining High performance and high density PDF資料下載
參數(shù)資料
| 型號： | QL3040-0PB456I |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | 40000 usable PLD gate pASIC 3 FPGA combining High performance and high density |
| 中文描述： | FPGA, 1008 CLBS, 40000 GATES, 225 MHz, PBGA456 |
| 封裝： | 35 X 35 MM, 2.33 MM HIEGHT, 1.27 MM PITCH, PLASTIC, MS-034BAR-2, BGA-456 |
| 文件頁數(shù)： | 44/49頁 |
| 文件大?。?/td> | 885K |
| 代理商： | QL3040-0PB456I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁
2005 QuickLogic Corporation
www.quicklogic.com
pASIC 3 FPGA Family Data Sheet Rev. D
49
Contact Information
Phone:
(408) 990-4000 (US)
(905) 940-4149 (Canada)
+(44) 1932 57 9011 (Europe – except Germany/Benelux)
+(49) 89 930 86 170 (Germany/Benelux)
+(86) 21 6867 0273 (Asia – except Japan)
+(81) 45 470 5525 (Japan)
E-mail:
Sales:
Support: www.quicklogic.com/support
Internet: www.quicklogic.com
Revision History
Copyright and Trademark Information
Copyright 2005 QuickLogic Corporation. All Rights Reserved.
The information contained in this document is protected by copyright. All rights are reserved by QuickLogic Corporation. QuickLogic
Corporation reserves the right to modify this document without any obligation to notify any person or entity of such revision. Copying,
duplicating, selling, or otherwise distributing any part of this product without the prior written consent of an authorized representative of
QuickLogic is prohibited.
QuickLogic and the QuickLogic logo, pASIC, ViaLink, and QuickWorks are registered trademarks of QuickLogic Corporation; QuickTools
and SpDE are trademarks of QuickLogic Corporation.
Verilog is a registered trademark of Cadence Design Systems, Inc.
All trademarks and registered trademarks are the property of their respective owners.
Revision
Date
Comments
A
Not avail.
First Release
B
June 2002
Brian Faith and Andreea Rotaru
C
March 2005
Mehul Kochar and Kathleen Murchek
D
September 2005
Mehul Kochar and Kathleen Murchek
Added lead free packaging information to Ordering Information section.
相關PDF資料 |
PDF描述 |
|---|---|
| QL3040-0PQ208I | 40000 usable PLD gate pASIC 3 FPGA combining High performance and high density |
| QL3006-0PFN100I | FPGA, 160 CLBS, 6000 GATES, PQFP100 |
| QL3006-1PFN100C | FPGA, 160 CLBS, 6000 GATES, PQFP100 |
| QL3006-1PFN100I | FPGA, 160 CLBS, 6000 GATES, PQFP100 |
| QL3006-1PFN100M | FPGA, 160 CLBS, 6000 GATES, PQFP100 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| QL3040-0PL84M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density |
| QL3040-0PQ208C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL3040-0PQ208I | 制造商:QuickLogic Corporation 功能描述: |
| QL3040-0PQ208M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density |
| QL3040-0PQ240C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復。