- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361286 > QL3025 (QuickLogic Corp.) pASIC3 FPGA Combining High Performance and High Density(高性能和高密度相結(jié)合的pASIC3現(xiàn)場(chǎng)可編程門陣列) PDF資料下載
參數(shù)資料
| 型號(hào)： | QL3025 |
| 廠商： | QuickLogic Corp. |
| 英文描述： | pASIC3 FPGA Combining High Performance and High Density(高性能和高密度相結(jié)合的pASIC3現(xiàn)場(chǎng)可編程門陣列) |
| 中文描述： | pASIC3 FPGA的結(jié)合高性能和高密度（高性能和高密度相結(jié)合的pASIC3現(xiàn)場(chǎng)可編程門陣列） |
| 文件頁數(shù)： | 14/14頁 |
| 文件大?。?/td> | 239K |
| 代理商： | QL3025 |
36
Preliminary
8-36
Military Plastic pASIC 3 Family
Pin Descriptions
Ordering Information
Pin
TDI
Function
Test Data In for JTAG
Description
Hold HIGH during normal operation. Connect to
VCC if not used for JTAG.
Hold LOW during normal operation. Connect to
ground if not used for JTAG.
Hold HIGH during normal operation. Connect to
VCC if not used for JTAG.
Hold HIGH or LOW during normal operation.
Connect to VCC or ground if not used for JTAG.
Output that must be left unconnected if not used for
JTAG.
Must be grounded during normal operation.
Can be configured as either or both.
TRSTB
Active low Reset for JTAG
TMS
Test Mode Select for JTAG
TCK
Test Clock for JTAG
TDO
Test data out for JTAG
STM
I/ACLK
Special Test Mode
High-drive input and/or
array network driver
High-drive input and/or
global network driver
High-drive input
Input/Output pin
Power supply pin
Input voltage tolerance pin
I/GCLK
Can be configured as either or both.
I
I/O
VCC
VCCIO
Use for input signals with high fanout.
Can be configured as an input and/or output.
Connect to 3.3V supply.
Connect to 5.0 volt supply if 5 volt input tolerance is
required, otherwise connect to 3.3V supply.
Connect to ground.
Available on 456-PBGA only. Connect to ground
plane on PCB if heat sinking desired. Otherwise
may be left unconnected.
GND
GND/THERM
Ground pin
Ground/Thermal pin
QL 3060 –1 PQ208 M
Operating Range
M = Military
Package Code
PL84 = 84-pin PLCC
PQ208 = 208-pin PQFP
QuickLogic
pASIC device
pASIC 3 device
part number
3012
3025
3040
3060
Speed Grade
0 = quick
1 = fast
2 = faster
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL4009-3PF84C | CONV DC/DC 10W DUL 5V +-12V PCB |
| QL4009-3PF84I | 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4009-3PF84M | 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4009-3PL68C | 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4009-3PL68I | 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL30250PB256C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density |
| QL3025-0PB256C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL30250PB256I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density |
| QL3025-0PB256I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL30250PB256M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。