- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361286 > QL3025 (QuickLogic Corp.) pASIC3 FPGA Combining High Performance and High Density(高性能和高密度相結(jié)合的pASIC3現(xiàn)場可編程門陣列) PDF資料下載
參數(shù)資料
| 型號： | QL3025 |
| 廠商： | QuickLogic Corp. |
| 英文描述： | pASIC3 FPGA Combining High Performance and High Density(高性能和高密度相結(jié)合的pASIC3現(xiàn)場可編程門陣列) |
| 中文描述： | pASIC3 FPGA的結(jié)合高性能和高密度（高性能和高密度相結(jié)合的pASIC3現(xiàn)場可編程門陣列） |
| 文件頁數(shù)： | 10/14頁 |
| 文件大小： | 239K |
| 代理商： | QL3025 |
32
Preliminary
8-32
Military Plastic pASIC 3 Family
QL3040
AC CHARACTERISTICS at VCC = 3.3V, TA = 25
°
C (K = 1.00)
(To calculate delays, multiply the appropriate K factor in the "Operating Range" section by the following numbers.)
Logic Cells
Input-Only/Clock Cells
Notes:
[5] Stated timing for worst case Propagation Delay over process variation at VCC=3.3V and TA=25
°
C.
Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as
specified in the Operating Range.
[6] These limits are derived from a representative selection of the slowest paths through the pASIC 3 logic
cell including typical net delays. Worst case delay values for specific paths should be determined from
timing analysis of your particular design.
QL3040
Symbol
Parameter
Propagation Delays (ns)
Fanout
[5]
2
1.7
1.9
1.7
1.7
0.0
0.0
1.0
1.2
1.2
1.2
1.2
1.2
1.3
1.5
1.1
1.3
1.9
1.9
1.8
1.8
1
3
4
8
tPD
tSU
tH
tCLK
tCWHI
tCWLO
tSET
tRESET
tSW
tRW
Combinatorial Delay [6]
Setup Time [6]
Hold Time
Clock to Q Delay
Clock High Time
Clock Low Time
Set Delay
Reset Delay
Set Width
Reset Width
1.4
1.7
0.0
0.7
1.2
1.2
1.0
0.8
1.9
1.8
2.2
1.7
0.0
1.5
1.2
1.2
1.8
1.6
1.9
1.8
3.2
1.7
0.0
2.5
1.2
1.2
2.8
2.6
1.9
1.8
Symbol
Parameter
Propagation Delays (ns)
Fanout
[5]
2
3
1.6
1.8
1.9
1.7
1.9
2.0
3.1
3.1
3.1
0.0
0.0
0.0
0.8
1.0
1.1
0.7
0.9
1.0
2.3
2.3
2.3
0.0
0.0
0.0
1
4
8
12
2.9
3.0
3.1
0.0
2.1
2.0
2.3
0.0
24
4.4
4.5
3.1
0.0
3.6
3.5
2.3
0.0
tIN
tINI
tISU
tIH
tlCLK
tlRST
tlESU
tlEH
High Drive Input Delay
High Drive Input, Inverting Delay
Input Register Set-Up Time
Input Register Hold Time
Input Register Clock To Q
Input Register Reset Delay
Input Register clock Enable Set-Up Time
Input Register Clock Enable Hold Time
1.5
1.6
3.1
0.0
0.7
0.6
2.3
0.0
2.4
2.5
3.1
0.0
1.6
1.5
2.3
0.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL4009-3PF84C | CONV DC/DC 10W DUL 5V +-12V PCB |
| QL4009-3PF84I | 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4009-3PF84M | 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4009-3PL68C | 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4009-3PL68I | 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL30250PB256C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density |
| QL3025-0PB256C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL30250PB256I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density |
| QL3025-0PB256I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL30250PB256M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。