
PEB 20560
Description of Registers
Semiconductor Group
5-64
2003-08
Note: Shorter frames are not reported.
RDO
Receive Data Overflow.
A ‘1’ indicates, that a RFIFO-overflow has occurred within the actual frame.
CRC-Compare Check.
0: CRC check failed, received frame contains errors.
1: CRC check o.k., received frame is error free.
Receive message Aborted.
When ‘1’ the received frame was aborted from the transmitting station.
According to the HDLC-protocol, this frame must be discarded by the CPU.
High byte Address compare.
In operating modes which provide high byte address recognition, the
SACCO compares the high byte of a 2-byte address with the contents of two
individual programmable registers (RAH1, RAH2) and the fixed values FEH
and FCH (group address). Depending on the result of the comparison, the
following bit combinations are possible:
10…RAH1 has been recognized.
00…RAH2 has been recognized.
01…group address has been recognized.
Note: If RAH1, RAH2 contain the identical value, the combination 00 will be omitted.
HA1..0 is significant only in 2-byte address modes.
CRC
RAB
HA1…0
C/R
Command/Response; significant only, if 2-byte address mode has been
selected. Value of the C/R bit (bit of high address byte) in the received frame.
Low byte Address compare.
The low byte address of a 2-byte address field or the single address byte of
a 1-byte address field is compared with two programmable registers (RAL1,
RAL2). Depending on the result of the comparison LA is set.
0…RAL2 has been recognized,
1…RAL1 has been recognized.
In non-auto mode, according to the X.25 LAP B-protocol, RAL1/RAL2 may
be programmed to differ between COMMAND/RESPONSE frames.
Note: A modified receive status byte is copied into the RFIFO following the last byte of
the corresponding frame.So contains the IOM-port and channel address of the
received frame. Please refer to
chapter 2.1.2.4.6
the RFIFO.
LA
5.1.1.5.13 Receive HDLC-Control Register (RHCR)
Access: read
Reset value: xx
H
bit 7
RHCR7
bit 0
RHCR0
RHCR6
RHCR5
RHCR4
RHCR3
RHCR2
RHCR1