參數(shù)資料
型號： PXAS83XFBE
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： XA 16-bit microcontroller 32K/1K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16MB address range
中文描述： 16-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP80
封裝： 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, SOT-315-1, LQFP-80
文件頁數(shù)： 41/52頁
文件大?。?/td> 281K
代理商： PXAS83XFBE
Philips Semiconductors
XA 16-bit microcontroller
32K/1K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage (2.7 V–5.5 V),
I
2
C, 2 UARTs, 16 MB address range
Preliminary specification
XA-S3
2000 Mar 09
41
AC ELECTRICAL CHARACTERISTICS (3 V RANGE)
(continued)
This set of parameters is referenced to the XA-S3 clock output.
SYMBOL
FIGURE
PARAMETER
LIMITS
UNIT
MIN
MAX
Address Cycle
t
CHLH
t
CLLL
t
CHAV
t
CHAX
Code Read Cycle
26
CLKOUT rising edge to ALE rising edge
–
15
ns
26
CLKOUT falling edge to ALE falling edge
–
11
ns
26
CLKOUT rising edge to address valid
–
29
ns
26
CLKOUT rising edge to address changing (hold time)
2
–
ns
t
CHPL
t
CHPH
t
IVCH
t
CHIX
t
CHIZ
Data Read Cycle
26
CLKOUT rising edge to PSEN asserted
–
16
ns
26
CLKOUT rising edge to PSEN de-asserted
–
15
ns
26
Instruction valid to CLKOUT rising edge (setup time)
30
–
ns
26
CLKOUT rising edge to instruction changing (hold time)
0
–
ns
26
CLKOUT rising edge to Bus 3-State (code read)
–
t
C
–8
ns
t
CHRL
t
CHRH
t
DVCH
t
CHDX
t
CHDZ
Data Write Cycle
28
CLKOUT rising edge to RD asserted
–
20
ns
28
CLKOUT rising edge to RD de-asserted
–
16
ns
28
Data valid to CLKOUT rising edge (setup time)
28
–
ns
28
CLKOUT rising edge to Data changing (hold time)
0
–
ns
28
CLKOUT rising edge to Bus 3-State (data read)
–
t
C
–8
ns
t
CHWL
t
CHWH
t
QVCH
t
CHQX
Wait Input
30
CLKOUT falling edge to WR asserted
–
19
ns
30
CLKOUT rising edge to WR de-asserted
–
16
ns
30
Data valid to CLKOUT rising edge (setup time)
4
–
ns
30
CLKOUT rising edge to Data changing (hold time)
0
–
ns
t
CHWTH
NOTES:
1. Load capacitance for all outputs = 50 pF.
2. Variables V1 through V13 reflect programmable bus timing, which is programmed via the Bus Timing registers (BTRH and BTRL). Refer to
the XA User Guidefor details of the bus timing settings.
V1)
This variable represents the programmed width of the ALE pulse as determined by the ALEW bit in the BTRL register. V1 = 0.5 if the
ALEW bit = 0, and 1.5 if the ALEW bit = 1.
V2)
This variable represents the programmed width of the PSEN pulse as determined by the CR1 and CR0 bits or the CRA1, CRA0, and
ALEW bits in the BTRL register.
–
For a bus cycle with
no
ALE, V2 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. Note that during burst
mode code fetches, PSEN does not exhibit transitions at the boundaries of bus cycles. V2 still applies for the purpose of
determining peripheral timing requirements.
–
For a bus cycle
with
an ALE, V2 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if
CRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5) = 2.
Example: if CRA1/0 = 10 and ALEW = 1, the V2 = 4 – (1.5 + 0.5) = 2.
V3)
This variable represents the programmed length of an entire code read cycle
with
ALE. This time is determined by the CRA1 and
CRA0 bits in the BTRL register. V3 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and
5 if CRA1/0 = 11).
V4)
This variable represents the programmed length of an entire code read cycle with
no
ALE. This time is determined by the CR1 and
CR0 bits in the BTRL register. V4 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11.
V5)
This variable represents the programmed length of an entire data read cycle with
no
ALE. This time is determined by the DR1 and
DR0 bits in the BTRH register. V5 = 1 if DR1/0 = 00, 2 if DR1/0 = 01, 3 if DR1/0 = 10, and 4 if DR1/0 = 11.
V6)
This variable represents the programmed length of an entire data read cycle
with
ALE. The time is determined by the DRA1 and
DRA0 bits in the BTRH register. V6 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if DRA1/0 = 01, 4 if DRA1/0 = 10, and
5 if DRA1/0 = 11).
31
WAIT valid prior to CLKOUT rising edge
8
30
4
ns
相關(guān)PDF資料
PDF描述
PXASCC CMOS 16-bit communications microcontroller(CMOS 16位通信微控制器)
PXASCCKFBE CMOS 16-bit communications microcontroller
PXB9202 ?Broadband Communication Controller
PXC2081 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
PXC2081COF 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PXASCCKFBE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS 16-bit communications microcontroller
PXB 4210 EL V1.2-G 制造商:Lantiq 功能描述:LTQPXB 4210 EL V1.2-G LQ000001141_GRX288
PXB 4219 E V3.4 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
PXB 4220 E V3.4-G 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
PXB 4221 E V3.4-G 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*