PRODUCTPREVIEW
SWCS046C – MARCH 2010 – REVISED JUNE 2010
www.ti.com
Bits
Field Name
Description
Type
Reset
2
VDD2_EN1
When control bit = 1:
RW
0
When SCLSR_EN1 is high the supply voltage is programmed though
VDD2_OP_REG register, and it can also be programmed off.
When SCLSR_EN1 is low the supply voltage is programmed though
VDD2_SR_REG register, and it can also be programmed off.
When SCLSR_EN1 is low and VDD2_KEEPON = 1 the SMPS is working
in low power mode, if not tuned off through VDD2_SR_REG register.
When control bit = 0 no effect: supply state is driven though registers
programming and the device state
1
VDD1_EN1
When 1:
RW
0
When SCLSR_EN1 is high the supply voltage is programmed though
VDD1_OP_REG register, and it can also be programmed off.
When SCLSR_EN1 is low the supply voltage is programmed though
VDD1_SR_REG register, and it can also be programmed off.
When SCLSR_EN1 is low and VDD1_KEEPON = 1 the SMPS is working
in low power mode, if not tuned off though VDD1_SR_REG register.
When control bit = 0 no effect: supply state is driven though registers
programming and the device state
0
VIO_EN1
When control bit = 1, supply state is driven by the SCLSR_EN1 control
RW
0
signal and is also defined though SLEEP_KEEP_RES_ON register
setting:
When SCLSR_EN1 is high the supply is on,
When SCLSR_EN1 is low:
- the supply is off (default) or the SMPS is working in low power mode if
VIO_KEEPON = 1
When control bit = 0 no effect: SMPS state is driven though registers
programming and the device state
Table 69. EN2_LDO_ASS_REG
Address Offset
0x47
Physical Address
Instance
Description
Configuration Register setting the LDO regulators, driven by the multiplexed SDASR_EN2 signal.
When control bit = 1, LDO regulator state is driven by the SDASR_EN2 control signal and is also
defined though SLEEP_KEEP_LDO_ON register setting:
When SDASR_EN2 is high the regulator is on,
When SCLSR_EN2 is low:
- the regulator is off if its corresponding Control bit = 0 in SLEEP_KEEP_LDO_ON register
- the regulator is working in low power mode if its corresponding control bit = 1 in
SLEEP_KEEP_LDO_ON register
When control bit = 0 no effect: LDO regulator state is driven though registers programming and the
device state
Any control bit of this register set to 1 will disable the I2C SR Interface functionality
Type
RW
7
6
5
4
3
2
1
0
VDAC_EN2
VPLL_EN2
VAUX33_EN2
VAUX2_EN2
VAUX1_EN2
VDIG2_EN2
VDIG1_EN2
VMMC_EN2
Bits
Field Name
Description
Type
Reset
7
VDAC_EN2
Setting supply state control though SDASR_EN2 signal
RW
0
6
VPLL_EN2
Setting supply state control though SDASR_EN2 signal
RW
0
5
VAUX33_EN2
Setting supply state control though SDASR_EN2 signal
RW
0
4
VAUX2_EN2
Setting supply state control though SDASR_EN2 signal
RW
0
3
VAUX1_EN2
Setting supply state control though SDASR_EN2 signal
RW
0
2
VDIG2_EN2
Setting supply state control though SDASR_EN2 signal
RW
0
1
VDIG1_EN2
Setting supply state control though SDASR_EN2 signal
RW
0
VMMC_EN2
Setting supply state control though SDASR_EN2 signal
RW
0
78
Copyright 2010, Texas Instruments Incorporated