- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368232 > PSD813F4 Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD813F4 |
| 英文描述： | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| 中文描述： | Flash在系統(tǒng)可編程Mirocomputer外設(shè)（閃速，在系統(tǒng)可編程微控制器外圍器件，100萬(wàn)位閃速存儲(chǔ)器，256K位的EEPROM，16K的位的SRAM） |
| 文件頁(yè)數(shù)： | 20/130頁(yè) |
| 文件大?。?/td> | 650K |
| 代理商： | PSD813F4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
PSD813F Famly
Prelimnary
16
9.1.1.1 Memory Block Selects
The decode PLD in the PSD813F generates the chip selects for all the internal memory
blocks (refer to the PLD section). Each of the eight Flash memory sectors have a
Flash Select signal (FS0-FS7) which can contain up to three product terms. Each of the
optional four EEPROM or Flash Boot memory sectors have a Select signal (EES0-3 or
CSBOOT0-3) which can contain up to three product terms. Having three product terms for
each sector select signal allows a given sector to be mapped in different areas of system
memory. When using a microcontroller with separate Program and Data space, these
flexible select signals allow dynamic re-mapping of sectors from one space to the other.
9.1.1.2 The Ready/Busy Pin (PC3)
Pin PC3 can be used to output the Ready/Busy status of the PSD813F. The output on the
pin will be a ‘0’ (Busy) when Flash or EEPROM memory blocks are being written to,
or
when the Flash memory block is being erased. The output will be a ‘1’ (Ready) when no
write or erase operation is in progress.
9.1.1.3 Memory Operation
The main Flash and optional EEPROM or Flash Boot memories are addressed through
the microcontroller interface on the PSD813F device. The microcontroller can access these
memories in one of two ways:
J
The microcontroller can execute a typical bus write or read
operation
just as it would
if accessing a RAM or ROM device using standard bus cycles.
J
The microcontroller can execute a specific
instruction
that consists of several write
and read operations. This involves writing specific data patterns to special addresses
within the Flash or EEPROM to invoke an embedded algorithm. These instructions are
summarized in Table 9.
Typically, Flash memory can be read by the microcontroller using read operations, just as it
would read a ROM device. However, Flash memory can only be erased and programmed
with specific instructions. For example, the microcontroller cannot write a single byte directly
to Flash memory as one would write a byte to RAM. To program a byte into Flash memory,
the microcontroller must execute a program instruction sequence, then test the status
of the programming event. This status test is achieved by a read operation or polling the
Rdy/Busy pin (PC3).
The Flash memory can also be read by using special instructions to retrieve particular Flash
device information (sector protect status and ID).
The EEPROM is a bit different. Data can be written to EEPROM memory using write
operations, like writing to a RAM device, but the status of each write event must be checked
by the microcontroller. A write event can be one to 64 contiguous bytes. The status test is
very similar to that used for Flash memory (read operation or Rdy/Busy). Optionally, the
EEPROM memory may be put into a Software Data Protect (SDP) mode where it requires
instructions, rather than operations, to alter its contents. SDP mode makes writing to
EEPROM much like writing to Flash memory.
The
PSD813F
Functional
Blocks
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD813F | Flash In-System-Programmable Microcontroller Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| PSD813FH(中文) | Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FN(中文) | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FN | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FH | Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD813F4-15J | 制造商:WSI 功能描述: |
| PSD813F4-15JI | 制造商:WSI 功能描述: |
| PSD813F4A-90J | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD813F2A-90J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| PSD813F4A-90M | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD813F2A-90M RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| PSD813F4VA-15J | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD813F2VA-15J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。