- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD611E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD611E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞（可編程邏輯，4K的位的SRAM，26我個(gè)可編程輸入/輸出，通用PLD的有63個(gè)輸入） |
| 文件頁數(shù)： | 9/84頁 |
| 文件大?。?/td> | 426K |
| 代理商： | PSD611E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PSD6XX Family
11-9
PSD6XX devices consist of several major functional blocks. Figure 2 shows the
architecture of the PSD6XX device family. The functions of each block are described briefly
in the following sections. Many of the blocks perform multiple functions, and are user
configurable.
PLDs
The device contains three PLD blocks each optimized for a different function as shown in
Table 5. The functional partitioning of the PLDs reduces power consumption, optimizes
cost/performance and ease of design entry.
The Decode PLD (DPLD) is used to decode and generate chip selects for the PSD6XXE1
internal memory, registers and peripheral mode. The External Chip Select PLD (ECSPLD)
is optimized to generate chip selects for devices external to the PSD6XXE1. The General
Purpose PLD (GPLD) can implement user defined logic functions. The DPLD and ECSPLD
have combinatorial outputs while the GPLD has 12 Output Micro
Cells. The PSD6XXE1
also has 23 Input Micro
Cells that can be configured as inputs to the PLD. The PLDs
receive their inputs from the PLD Input bus and are differentiated by their output
destinations, number of product terms, and Micro
Cells.
I/O Ports
The PSD6XXE1 has 26 I/O pins divided among four ports. Each I/O pin can be individually
configured to provide many functions. Ports A, B, C and D can be configured as standard
MCU I/O ports, PLD I/O, or latched address outputs for microcontrollers using multiplexed
address/data busses.
Ports A and B can also be configured as a data port for microcontrollers with a
non-multiplexed bus. In these modes, Port A is connected to D0–7 and Port B to D8–15.
PSD6XXE1
Architectural
Overview
Name
Abbreviation
Inputs
Outputs
Product Terms
Decode PLD
DPLD
63
12
13
External Chip Select PLD
ECSPLD
24
7
7
General PLD
GPLD
63
12
109
Table 5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD601E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| PSD602E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| PSD603E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| PSD612E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| PSD613E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD611E1-15J | 制造商:WSI 功能描述: 制造商:WSI 功能描述:32K X 8 OTPROM, 26 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| PSD611E1-15L | 制造商:WSI 功能描述: |
| PSD611E1-70L | 制造商:WSI 功能描述: |
| PSD6121212 | 制造商:TDK-Lambda Corporation 功能描述:DC/DC,DUAL-OUT,12/-12V,0.25/-0.25A,6W - Bulk |
| PSD6-12-1212 | 功能描述:DC/DC轉(zhuǎn)換器 6W 12V 0.25A RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓（標(biāo)稱）: 輸出端數(shù)量:1 輸出電壓（通道 1）:3.3 V 輸出電流（通道 1）:600 mA 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。