- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368145 > PSD304R Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD304R |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備（可編程邏輯，無(wú)的SRAM，19余個(gè)可編程輸入/輸出，通用PLD的有16個(gè)輸入） |
| 文件頁(yè)數(shù)： | 24/127頁(yè) |
| 文件大?。?/td> | 682K |
| 代理商： | PSD304R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
PSD3XX Famly
2-24
Control Signals
The PSD3XX control signals are WR/V
PP
or R/W, RD/E or RD/E/DS, ALE or AS,
BHE/PSEN or PSEN, RESET, and A19/CSI. Each of these signals can be configured to
meet the output control signal requirements of various microcontrollers.
WR/V
PP
or R/W
In operational mode, this signal can be configured as WR or R/W. As WR, all write
operations are activated by an active low signal on this pin. As R/W, the pin operates with
the E strobe of the RD/E/DS or RD/E pin. When R/W is high, an active high signal on the
RD/E/DS or RD/E pin performs a read operation. When R/W is low, an active high signal on
the RD/E/DS or RD/E pin performs a write operation.
RD/E/DS (or RD/E on PSD3X1)
In operational mode, this signal can be configured as RD, E, or DS. As RD, all read
operations are activated by an active low signal on this pin. As E, the pin operates with the
R/W signal of the WR/V
PP
or R/W pin. When R/W is high, an active high signal on the
RD/E/DS pin performs a read operation. When R/W is low, an active high signal on the
RD/E/DS pin performs a write operation.
As DS, the pin functions with the R/W signal as an active low data strobe signal. As DS, the
R/W defines the mode of operation (Read or Write).
ALE or AS
ALE polarity is programmable. When programmed to be active high, a high on the pin
causes the input address latches, Port A address latches, Port C, and A19 address latches
to be transparent. The falling edge of ALE locks the information into the latches. When ALE
is programmed to be active low, a low on the pin causes the input address latches, Port A
address latches, Port C, and A19 address latches to be transparent. The rising edge of ALE
locks the appropriate information into the latches.
BHE/PSEN
This pin’s function depends on the PSD3XX data bus width. If it is 8 bits, the pin is PSEN; if
it is 16 bits, the pin is BHE. In 8-bit mode, the PSEN function enables the user to work with
two address spaces: program memory and data memory (if COMB/SEP = 1). In this mode,
an active low signal on the PSEN pin causes the EPROM to be read if selected. The SRAM
and I/O ports read operation are done by RD low (CRRWR = 0), or by E high and R/W high
(CRRWR = 1, CEDS = 0) or by DS low and R/W high (CRRWR, CEDS = 1).
Whenever a member of the 8031 family (or any other similar microcontroller) is used, the
PSEN pin must be connected to the PSEN pin of the microcontroller.
If COMB/SEP = 0, the address spaces of the program and the data are combined. In this
configuration (except for the 8031-type case mentioned above), the PSEN pin must be tied
high to V
CC
, and the EPROM, SRAM, and I/O ports are read by RD low (CRRWR = 0), or
by E high and R/W high (CRRWR = 1, CEDS = 0) or by DS low and R/W high (CRRWR,
CEDS = 1). See Figures 9 and 10.
In BHE mode, this pin enables accessing of the upper-half byte of the data bus. A low on
this pin enables a write or read operation to be performed on the upper half of the data bus
(see Table 9).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD311R | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有12個(gè)輸入) |
| PSD314R | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD302L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD303R | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD304RL | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD304R-12JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD304R-12LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD304R-12LM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD304R-12U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD304R-12UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。