參數(shù)資料
型號： PPC440SPE-AGB533C
廠商： APPLIEDMICRO INC
元件分類： 微控制器/微處理器
英文描述： PowerPC 440SPe Embedded Processor
中文描述： 32-BIT, 533 MHz, RISC PROCESSOR, PBGA675
封裝： 27 X 27 MM, 1 MM PITCH, PLASTIC, FCBGA-675
文件頁數(shù)： 70/80頁
文件大小： 572K
代理商： PPC440SPE-AGB533C
PowerPC 440SPe Embedded Processor
70
AMCC Proprietary
Revision 1.23 - Sept 21, 2006
Preliminary Data Sheet
DDR SDRAM I/O Specifications
The DDR SDRAM controller times its operation with internal PLB clock signals and generates MemClkOut0 from
the PLB clock. The PLB clock is an internal signal that cannot be directly observed. However MemClkOut0 is the
same frequency as the PLB clock signal and is in phase with the PLB clock signal.
Note:
MemClkOut0 can be advanced with respect to the PLB clock by means of the SDRAM0_CLKTR
programming register. In a typical system, users advance MemClkOut by 90
°
. This depends on the specific
application and requires a thorough understanding of the memory system in general (refer to the DDR
SDRAM controller chapter in the
PPC440SPe Embedded Processor User’s Manual
).
In the following sections, the label MemClkOut0(0) refers to MemClkOut0 when it has not been phase-shifted, and
MemClkOut0(90) refers to MemClkOut0 when it has been phase-advanced 90
°
. Advancing MemClkOut0 by 90
°
creates a 3/4 cycle setup time and 1/4 cycle hold time for the address and control signals in relation to
MemClkOut0(90). The rising edge of MemClkOut0(90) aligns with the first rising edge of the DQS signal.
The following DDR data is generated by means of
simulation
and includes logic, driver, package RLC, and lengths.
It is
not
to be used as a circuit design recommendation. Values are calculated over best case and worst case
processes with speed, temperature, and voltage as follows:
Best Case = Fast process, 0°C, +1.6V
Worst Case = Slow process, +95°C, +1.4V
Note:
In all the following DDR tables and timing diagrams,
minimum
values are measured under
best
case
conditions and
maximum
values are measured under
worst
case conditions.
The signals are terminated as indicated in the figure below for the DDR timing data in the following sections.
Figure 7. DDR SDRAM Signal Termination
10pF
10pF
MemClkOut0
MemClkOut0
120
Ω
50
Ω
30pF
Addr/Ctrl/Data/DQS
V
TT
= SV
DD
/2
PPC440SPe
Note:
This diagram illustrates the model of the DDR SDRAM interface used when generating simulation timing data.
It is
not
a recommended physical circuit design for this interface. An actual interface design will depend on many
factors, including the type of memory used and the board layout.
相關PDF資料
PDF描述
PPC440SPE-AGB667C PowerPC 440SPe Embedded Processor
PPC440SPE-ANB533C PowerPC 440SPe Embedded Processor
PPC440SPE-RGB533C PowerPC 440SPe Embedded Processor
PPC440SPE-RGB667C PowerPC 440SPe Embedded Processor
PPC440SPE-RNB533C PowerPC 440SPe Embedded Processor
相關代理商/技術參數(shù)
參數(shù)描述
PPC440SPE-AGB667C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
PPC440SPE-ANB533C 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 533MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:AMCC 功能描述:MPU 440SPE RISC 16BIT 0.13MM 533MHZ 1.5V/3.3V 675FCBGA - Trays
PPC440SPE-ANB667C 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 667MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:AMCC 功能描述:MPU 440SPE RISC 16BIT 0.13MM 667MHZ 1.5V/3.3V 675FCBGA - Trays
PPC440SPE-ANB800C 制造商:AppliedMicro 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 800MHz 1.5V/3.3V 675-Pin FCBGA Tray 制造商:Applied Micro Circuits Corporation 功能描述:MPU 440SPe RISC 16-Bit 0.13mm 800MHz 1.5V/3.3V 675-Pin FCBGA Tray
PPC440SPE-RGB533C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*