- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368096 > PPC440GRx-NpAfffTs (Applied Micro Circuits Corp.) PowerPC 440GRx Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PPC440GRx-NpAfffTs |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PowerPC 440GRx Embedded Processor |
| 中文描述： | 嵌入式處理器的PowerPC 440GRx |
| 文件頁(yè)數(shù)： | 61/88頁(yè) |
| 文件大小： | 603K |
| 代理商： | PPC440GRX-NPAFFFTS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
440GRx – PPC440GRx Embedded Processor
Revision 1.08 – October 15, 2007
Preliminary Data Sheet
AMCC Proprietary
61
NAND Flash Interface
NFALE
Address Latch Enable.
O
3.3V LVTTL
1
NFCE0:3
Chip Enable (multiplexed with the PerCS0:3 signals).
O
3.3V LVTTL
1
NFCLE
Command Latch Enable.
Latches operational commands into the NAND Flash.
O
3.3V LVTTL
1
NFRdyBusy
Ready/Busy.
Indicates status of device during program erase or page read.
This signal is wire-OR connected from all NAND Flash
devices.
I
3.3V LVTTL
1
NFREn
Read Enable.
Data is latched on the rising edge.
O
3.3V LVTTL
1
NFWEn
Write Enable.
Data is latched on the rising edge.
O
3.3V LVTTL
1
Serial Peripheral Interface
SCPClkOut
Clock output.
I/O
3.3V LVTTL
SCPDI
Data input.
I/O
3.3V LVTTL
SCPDO
Data output.
O
3.3V LVTTL
Interrupts Interface
IRQ0:4
External interrupt requests 0 through 4.
I/O
3.3V LVTTL
1
IRQ5
External interrupt request 5.
I
3.3V LVTTL
Rcvr
1, 5
IRQ6:9
External interrupt requests 6 through 9.
I/O
3.3V LVTTL
1
JTAG Interface
TCK
Test Clock.
I
3.3V LVTTL
w/pull-up
1
TDI
Test Data In.
I
3.3V LVTTL
w/pull-up
1, 4
TDO
Test Data Out.
O
3.3V LVTTL
TMS
Test Mode Select.
I
3.3V LVTTL
w/pull-up
1
TRST
Test Reset.
I
3.3V LVTTL
w/pull-up
1, 5
Table 9. Signal Functional Description (Sheet 6 of 8)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω
to OV
DD
(EOV
DD
for Ethernet)
3. Must pull down (recommended value is 1k
Ω
)
4. If not used, must pull up (recommended value is 3k
Ω
to OV
DD
(EOV
DD
for Ethernet)
5. If not used, must pull down (recommended value is 1k
Ω
)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440GRx-SpAfffTs | PowerPC 440GRx Embedded Processor |
| PPC440GX-3RF800CZ | Power PC 440GX Embedded Processor |
| PPC440GX-3CC533S | Power PC 440GX Embedded Processor |
| PPC440GX-3CC667S | Power PC 440GX Embedded Processor |
| PPC440GX-3CF400C | Power PC 440GX Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC440GRX-NTA400E | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays |
| PPC440GRX-NTA400EZ | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel |
| PPC440GRX-NTA533EZ | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel |
| PPC440GRX-NTA667EZ | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel |
| PPC440GRX-NUA400E | 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。