- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368096 > PPC440GP-3RC400E (APPLIEDMICRO INC) Power PC 440GP Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PPC440GP-3RC400E |
| 廠商： | APPLIEDMICRO INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | Power PC 440GP Embedded Processor |
| 中文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA552 |
| 封裝： | 25 X 25 MM, ROHS COMPLIANT, CERAMIC, BGA-552 |
| 文件頁(yè)數(shù)： | 74/83頁(yè) |
| 文件大?。?/td> | 773K |
| 代理商： | PPC440GP-3RC400E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)
440GP – Power PC 440GP Embedded Processor
74
AMCC
Revision 1.07 – October 4, 2007
Data Sheet
DDR SDRAM Read Operation
The following examples of timing for DDR SDRAM read operations are based on the relationship between the
incoming data and the PLB clock signal. Since the PLB clock cannot be directly observed, the delay of
MemClkOut(0) relative to the PLB clock (T
MD
) is provided.
The internal Read Clock signal, like MemClkOut0, is derived from the PLB clock and can be delayed relative to the
PLB clock by programming the RDCT and RDCD fields in the SDRAM0_TR1 register. The delay can be
programmed from 0 to 1/2 cycle in steps using RDCT. Setting RDCD results in a 1/2 cycle delay plus the value set
in RDCT. The delay of Read Clock relative to the PLB clock (T
RD
) shown below assumes the programmable Read
Clock delay is set to zero.
I/O Timing—DDR SDRAM T
SD
and T
HD
Notes:
1. T
SD
and T
HD
are measured under worst case conditions.
2. The time values in the table include 1/4 of a cycle at the indicated clock speed.
3. To obtain adjusted T
SD
and T
HD
values for lower clock frequencies, subtract 1.875 ns from the values in the table and add
1/4 of the cycle time for the lower clock frequency (e.g., T
SD
- 1.875 + 0.25T
CYC
).
Clock Speed (MHz)
Signal Names
Reference Signal
T
SD
(ns)
T
HD
(ns)
133
MemData00:07, DM0
DQS0
1.375
1.375
133
MemData08:15, DM1
DQS1
1.375
1.375
133
MemData16:23, DM2
DQS2
1.375
1.375
133
MemData24:31, DM3
DQS3
1.375
1.375
133
MemData32:39, DM4
DQS4
1.375
1.375
133
MemData40:47, DM5
DQS5
1.375
1.375
133
MemData48:55, DM6
DQS6
1.375
1.375
133
MemData56:63, DM7
DQS7
1.375
1.375
133
ECC0:7, DM8
DQS8
1.375
1.375
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440GP-3RC466C | Power PC 440GP Embedded Processor |
| PPC440GP-3RC466CZ | Power PC 440GP Embedded Processor |
| PPC440GP-3RC500C | Power PC 440GP Embedded Processor |
| PPC440GP-3RC500CZ | Power PC 440GP Embedded Processor |
| PPC440GR-3pbfffCx | Power PC 440GR Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC440GP-3RC466C | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GP-3RC466CZ | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GP-3RC500C | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GP-3RC500CZ | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GR-3JA333C | 制造商:AppliedMicro 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。