參數(shù)資料
型號: PPC440GP-3RC400E
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: Power PC 440GP Embedded Processor
中文描述: 32-BIT, 400 MHz, RISC PROCESSOR, CBGA552
封裝: 25 X 25 MM, ROHS COMPLIANT, CERAMIC, BGA-552
文件頁數(shù): 10/83頁
文件大?。?/td> 773K
代理商: PPC440GP-3RC400E
440GP – Power PC 440GP Embedded Processor
10
AMCC
Revision 1.07 – October 4, 2007
Data Sheet
PowerPC 440 Processor Core
The PowerPC 440 processor core is designed for high-end applications: RAID controllers, routers, switches,
printers, set-top boxes, etc. It is the first processor core to implement the Book E PowerPC embedded architecture
and the first to use the 128-bit version of IBM’s on-chip CoreConnect Bus Architecture.
Features include:
Up to 500MHz operation
PowerPC Book E architecture
32KB I-cache, 32KB D-cache
Three logical regions in D-cache: locked, transient, normal
D-cache full line flush capability
41-bit virtual address, 36-bit (64GB) physical address
Superscalar, out-of-order execution
7-stage pipeline
3 execution pipelines
Dynamic branch prediction
Memory management unit
- 64-entry, full associative, unified TLB
- Separate instruction and data micro-TLBs
- Storage attributes for write-through, cache-inhibited, guarded, and big or little endian
Debug facilities
- Multiple instruction and data range breakpoints
- Data value compare
- Single step, branch, and trap events
- Non-invasive real-time trace interface
24 DSP instructions
- Single-cycle multiply and multiply-accumulate
- 32 x 32 integer multiply
- 16 x 16 -> 32-bit MAC
Internal Buses
The PowerPC 440GP features three IBM standard on-chip buses: the Processor Local Bus (PLB), the On-Chip
Peripheral Bus (OPB), and the Device Control Register Bus (DCR). The high performance, high bandwidth cores
such as the PowerPC 440 processor core, the DDR SDRAM memory controller, and the PCI-X bridge connect to
the PLB. The OPB hosts lower data rate peripherals. The daisy-chained DCR provides a lower bandwidth path for
passing status and control information between the processor core and the other on-chip cores.
Features include:
PLB
- 128-bit implementation of the PLB architecture
- Separate and simultaneous read and write data paths
- 36-bit address
- Simultaneous control, address, and data phases
- Four levels of pipelining
- Byte enable capability supporting unaligned transfers
- 32- and 64-byte burst transfers
相關PDF資料
PDF描述
PPC440GP-3RC466C Power PC 440GP Embedded Processor
PPC440GP-3RC466CZ Power PC 440GP Embedded Processor
PPC440GP-3RC500C Power PC 440GP Embedded Processor
PPC440GP-3RC500CZ Power PC 440GP Embedded Processor
PPC440GR-3pbfffCx Power PC 440GR Embedded Processor
相關代理商/技術參數(shù)
參數(shù)描述
PPC440GP-3RC466C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor
PPC440GP-3RC466CZ 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor
PPC440GP-3RC500C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor
PPC440GP-3RC500CZ 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor
PPC440GR-3JA333C 制造商:AppliedMicro 功能描述: