- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368095 > PPC405GPR-3KB400Z (APPLIEDMICRO INC) Power PC 405GPr Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | PPC405GPR-3KB400Z |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Power PC 405GPr Embedded Processor |
| 中文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456 |
| 封裝： | 27 X 27 MM, LEAD FREE, PLASTIC, EBGA-456 |
| 文件頁數(shù)： | 55/57頁 |
| 文件大?。?/td> | 614K |
| 代理商： | PPC405GPR-3KB400Z |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁
405GPr – Power PC 405GPr Embedded Processor
AMCC
55
Revision 2.04 – September 7, 2007
Data Sheet
Revision Log
PCI Asynchronous Mode
Enable
Y3
ExtAck
0
1
A22
GPIO3[TS1O]
0
1
AF18
GPIO4[TS2O]
0
1
D20
GPIO24
0
Synchronous PCI Mode
Asynchronous Mode
External Bus Synchronous
Mode Enable
3
Asynchronous Mode
Synchronous Mode
PCI Arbiter Enable
3
Internal Arbiter Disabled
Internal Arbiter Enabled
New Mode Enable
In Legacy mode the
PPC405GPr functions like the
PPC405GP.
If not strapped, the PPC405GPr
defaults to Legacy mode.
Flip Circuit Disable
(must be strapped low (0)
during initilization).
Legacy (PPC405GP) mode
New (PPC405GPr) mode
4
1
AB3
GPIO9[TrcClk]
0
Normal operation
Note:
1. The tune bits adjust parameters that control PLL jitter. The recommended values minimize jitter for the PLL implemented in the
PPC405GPr. These bits are shown for information only; and do not require modification except in special clocking circumstances such as
spread spectrum clocking. For details on the use of Spread Spectrum Clock Generators (SSCGs) with the PPC405GPr, visit the technical
documents area of the AMCC PowerPC web site.
2. Not all combinations of dividers produce valid operating configurations. Frequencies must be within the limits specified in “Clocking
Specifications” on page 43. Further requirements are detailed in the Clocking chapter of the
PowerPC 405GPr Embedded Processor
User’s Manual
.
3. Additional consideration must be given to pins that normally function as Trace signals. Improved design margin can be gained by using
three-state buffers instead of strapping resistors, and minimizing trace lengths and stubs.
4. The pull-up initialization strapping resistor must be 1k
Ω
rather than 3k
Ω
in order to overcome the internal pull-down resistor.
Date
Contents of Modification
03/13/2003
08/28/2003
400MHz part numbers and new power/current numbers
Add new V
DD
values for 400MHz parts.
Correct package drawings and add lead-free part numbers.
Add +105
°
C temperature specification.
Add 1 ms. voltage ramp-up restriction.
Update to AMCC format.
Correct typographical error in 27mm package drawing.
Add dashes back into PNs.
Revise package drawings to add logo view.
Update AMCC address and copyright date on last page.
Change TestEn signal from active low to active high.
Correct AMCC telephone numbers.
11/22/2004
12/02/2004
01/06/2005
08/29/2005
03/13/2007
09/07/2007
PPC405GPr New Mode Strapping Pin Assignments
(Sheet 3 of 3)
Function
Option
Ball Strapping
相關PDF資料 |
PDF描述 |
|---|---|
| PPC405GPR-3BB266 | Power PC 405GPr Embedded Processor |
| PPC405GPR-3BB266Z | Power PC 405GPr Embedded Processor |
| PPC405GPR-3BB333 | Power PC 405GPr Embedded Processor |
| PPC405GPR-3BB333Z | Power PC 405GPr Embedded Processor |
| PPC405GPR-3BB400 | Power PC 405GPr Embedded Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PPC431EX-NUB1000T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1 GHZ, 2 10/100/1G ETHERNET, USB - Trays |
| PPC431EX-NUB800T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1 GHZ, 2 10/100/1G ETHERNET, USB - Trays |
| PPC431EXR-NUB600T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 800 MHZ, 2 10/100/1G ETHERNET, US - Trays |
| PPC431EXR-NUB800T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 800 MHZ, 2 10/100/1G ETHERNET, US - Trays |
| PPC431EXR-SUB600T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 800 MHZ, 2 10/100/1G ETHERNET, US - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。