
NXP Semiconductors
PNX15xx/952x Series
Volume 1 of 1
Chapter 11: QVCP
PNX15XX_PNX952X_SER_N_4
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 4.0 — 03 December 2007
11-410
31:6
Unused
-
5
Buffer toggle
R/W
0
This bit controls the DMA buffer mode:
1 = Always toggle between buffer A and B (A=odd eld, B=even
eld).
0 = No buffer toggle, always fetch from buffer spec A.
4
Layer_Start_Field
R/W
1
Field in which the layer gets actually enabled once the
LayerN_Enable bit is set. This bit is used to invert the internal odd/
even signal. If the result of the operation Layer_Start_Field xor OE
is true the layer is enabled, otherwise the layer stays disabled until
the OE signal changes.
In non-interlaced modes:
this bit must be set to 1’b1 since the internal odd/even signal is
forced to zero.
In interlaced modes:
LayerNStartY (0x10,E230) >= 0, set this bit to 0
LayerNStartY (0x10,E230) < 0, set this bit to 1
3
Premult
R/W
0
If this bit is set, the incoming pixels are premultiplied with alpha.
That disables the new x alpha multiplication in the mixer stage if
alpha blending is enabled.
2
Alpha_use
R/W
0
Controls which alpha value is used for blending in the layer mixer
stage
1 = Use previous alpha
0 = Use alpha of current layer
1
422:444_Interspersed
R/W
0
Chroma upsample lter operation mode
1 = use this mode if input samples are arranged interspersed
0 = use this mode if input samples are arranged co-sited
0
422:444_Enable
R/W
0
Chroma upsample lter enable
1 = chroma upsample lter is enabled
0 = chroma upsample lter is in bypass mode
Offset 0x10 E240
Layer Status/Control
31:10
Unused
-
9
Layer upload
R
-
This bit indicates if the register upload into the shadow area is still in
progress.
1 = New register upload possible, previous upload is complete
0 = Upload in progress, DO NOT reprogram any registers as the
results are undetermined
8:1
Unused
-
0
LayerN_Enable
R/W
0
0 = Disable layer N
1 = Enable layer N
This register reads always 0 if the screen timing generator is not
enabled
Offset 0x10 E244
LUT Programming
31:24
Alpha
R/W
0
Alpha value for LUT programming
23:16
Red
R/W
0
Red value for LUT programming
15:8
Green
R/W
0
Green value for LUT programming
Table 20: QVCP 1 Registers …Continued
Bit
Symbol
Acces
s
Value
Description