
RELEASED
DATA SHEET
PM7380 FREEDM-32P672
ISSUE 5
PMC-1990262
FRAME ENGINE AND DATA LINK MANAGER 32P672
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
iii
9.5.2
DMA TRANSACTION CONTROLLER...........................56
9.5.3
WRITE DATA PIPELINE/MUX.......................................56
9.5.4
DESCRIPTOR INFORMATION CACHE........................56
9.5.5
FREE QUEUE CACHE..................................................57
9.6
PCI CONTROLLER......................................................................57
9.6.1
MASTER MACHINE ......................................................58
9.6.2
MASTER LOCAL BUS INTERFACE..............................60
9.6.3
TARGET MACHINE.......................................................61
9.6.4
CBI BUS INTERFACE ...................................................63
9.6.5
ERROR / BUS CONTROL.............................................63
9.7
TRANSMIT DMA CONTROLLER.................................................63
9.7.1
DATA STRUCTURES ....................................................64
9.7.2
TASK PRIORITIES........................................................76
9.7.3
DMA TRANSACTION CONTROLLER...........................76
9.7.4
READ DATA PIPELINE..................................................76
9.7.5
DESCRIPTOR INFORMATION CACHE........................76
9.7.6
FREE QUEUE CACHE..................................................77
9.8
TRANSMIT HDLC CONTROLLER / PARTIAL PACKET BUFFER77
9.8.1
TRANSMIT HDLC PROCESSOR..................................77
9.8.2
TRANSMIT PARTIAL PACKET BUFFER PROCESSOR78
9.9
TRANSMIT CHANNEL ASSIGNER .............................................80
9.9.1
LINE INTERFACE TRANSLATOR (LIT) ........................82
9.9.2
LINE INTERFACE..........................................................82
9.9.3
PRIORITY ENCODER...................................................83