![](http://datasheet.mmic.net.cn/260000/PIC18F86J50_datasheet_15943101/PIC18F86J50_473.png)
2007 Microchip Technology Inc.
Preliminary
DS39775B-page 471
PIC18F87J50 FAMILY
Slave Select (SSx) ...........................................................231
SLEEP .............................................................................398
Software Simulator (MPLAB SIM) ....................................414
Special Event Trigger.
See
Compare (ECCP Module).
Special Features of the CPU ...........................................347
Special Function Registers
Shared Registers .......................................................80
SPI Mode (MSSP) ............................................................231
Associated Registers ...............................................240
Bus Mode Compatibility ...........................................239
Clock Speed, Interactions ........................................239
Effects of a Reset .....................................................239
Enabling SPI I/O ......................................................235
Master Mode ............................................................236
Master/Slave Connection .........................................235
Operation .................................................................234
Operation in Power-Managed Modes ......................239
Serial Clock ..............................................................231
Serial Data In ...........................................................231
Serial Data Out ........................................................231
Slave Mode ..............................................................237
Slave Select .............................................................231
Slave Select Synchronization ..................................237
SPI Clock .................................................................236
SSPxBUF Register ..................................................236
SSPxSR Register .....................................................236
Typical Connection ..................................................235
SSPOV .............................................................................267
SSPOV Status Flag .........................................................267
SSPxSTAT Register
R/W Bit .............................................................246, 249
SSx ..................................................................................231
Stack Full/Underflow Resets ..............................................73
SUBFSR ..........................................................................409
SUBFWB ..........................................................................398
SUBLW ............................................................................399
SUBULNK ........................................................................409
SUBWF ............................................................................399
SUBWFB ..........................................................................400
SWAPF ............................................................................400
T
Table Pointer Operations (table) ........................................98
Table Reads/Table Writes .................................................73
TBLRD .............................................................................401
TBLWT .............................................................................402
Timer0 ..............................................................................189
Associated Registers ...............................................191
Operation .................................................................190
Overflow Interrupt ....................................................191
Prescaler ..................................................................191
Switching Assignment ......................................191
Prescaler Assignment (PSA Bit) ..............................191
Prescaler Select (T0PS2:T0PS0 Bits) .....................191
Prescaler.
See
Prescaler, Timer0.
Reads and Writes in 16-Bit Mode ............................190
Source Edge Select (T0SE Bit) ................................190
Source Select (T0CS Bit) .........................................190
Timer1 ..............................................................................193
16-Bit Read/Write Mode ...........................................195
Associated Registers ...............................................198
Interrupt ....................................................................196
Operation .................................................................194
Oscillator ..........................................................193, 195
Layout Considerations .....................................195
Overflow Interrupt ....................................................193
Resetting, Using the ECCP
Special Event Trigger ...................................... 196
Special Event Trigger (ECCP) ................................. 218
TMR1H Register ...................................................... 193
TMR1L Register ...................................................... 193
Use as a Clock Source ............................................ 195
Use as a Real-Time Clock ....................................... 196
Timer2 ............................................................................. 199
Associated Registers ............................................... 200
Interrupt ................................................................... 200
Operation ................................................................. 199
Output ...................................................................... 200
PR2 Register ........................................................... 219
TMR2 to PR2 Match Interrupt .................................. 219
Timer3 ............................................................................. 201
16-Bit Read/Write Mode .......................................... 203
Associated Registers ............................................... 203
Operation ................................................................. 202
Oscillator .......................................................... 201, 203
Overflow Interrupt ............................................ 201, 203
Special Event Trigger (ECCP) ................................. 203
TMR3H Register ...................................................... 201
TMR3L Register ...................................................... 201
Timer4 ............................................................................. 205
Associated Registers ............................................... 206
MSSP Clock Shift .................................................... 206
Operation ................................................................. 205
Postscaler.
See
Postscaler, Timer4.
PR4 Register ........................................................... 205
Prescaler.
See
Prescaler, Timer4.
TMR4 Register ........................................................ 205
TMR4 to PR4 Match Interrupt .......................... 205, 206
Timing Diagrams
A/D Conversion ....................................................... 454
Asynchronous Reception ......................................... 290
Asynchronous Transmission ................................... 288
Asynchronous Transmission (Back-to-Back) ........... 288
Automatic Baud Rate Calculation ............................ 286
Auto-Wake-up Bit (WUE) During
Normal Operation ............................................ 291
Auto-Wake-up Bit (WUE) During Sleep ................... 291
Baud Rate Generator with Clock Arbitration ............ 264
BRG Overflow Sequence ........................................ 286
BRG Reset Due to SDAx Arbitration During
Start Condition ................................................. 273
Bus Collision During a Repeated Start
Condition (Case 1) ........................................... 274
Bus Collision During a Repeated Start
Condition (Case 2) ........................................... 274
Bus Collision During a Start
Condition (SCLx = 0) ....................................... 273
Bus Collision During a Stop
Condition (Case 1) ........................................... 275
Bus Collision During a Stop
Condition (Case 2) ........................................... 275
Bus Collision During Start
Condition (SDAx Only) .................................... 272
Bus Collision for Transmit and Acknowledge .......... 271
Capture/Compare/PWM
(Including ECCP Modules) .............................. 442
CLKO and I/O .......................................................... 437
Clock Synchronization ............................................. 257
Clock/Instruction Cycle .............................................. 74
EUSARTx Synchronous Receive
(Master/Slave) ................................................. 453