- 您現(xiàn)在的位置：買賣IC網 > PDF目錄3861 > PIC18F45J50-I/PT (Microchip Technology)IC PIC MCU FLASH 32K 2V 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | PIC18F45J50-I/PT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 116/164頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PIC MCU FLASH 32K 2V 44-TQFP |
| 產品培訓模塊： | XLP Deep Sleep Mode PIC18 J Series MCU Overview 8-bit PIC® Microcontroller Portfolio |
| 標準包裝： | 160 |
| 系列： | PIC® XLP™ 18F |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 48MHz |
| 連通性： | I²C，SPI，UART/USART，USB |
| 外圍設備： | 欠壓檢測/復位，DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲器容量： | 32KB（16K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 3.8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.15 V ~ 3.6 V |
| 數(shù)據轉換器： | A/D 13x10b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 托盤 |
| 產品目錄頁面： | 657 (CN2011-ZH PDF) |
| 配用： | AC164322-ND - MODULE SOCKET MPLAB PM3 28/44QFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁當前第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
2011 Microchip Technology Inc.
DS39931D-page 55
PIC18F46J50 FAMILY
4.6.2
I/O PINS DURING DEEP SLEEP
During Deep Sleep, the general purpose I/O pins will
retain their previous states.
Pins that are configured as inputs (TRIS bit set) prior to
entry into Deep Sleep will remain high impedance
during Deep Sleep.
Pins that are configured as outputs (TRIS bit clear)
prior to entry into Deep Sleep will remain as output pins
during Deep Sleep. While in this mode, they will drive
the output level determined by their corresponding LAT
bit at the time of entry into Deep Sleep.
When the device wakes back up, the I/O pin behavior
depends on the type of wake up source.
If the device wakes back up by an RTCC alarm, INT0
interrupt, DSWDT or ULPWU event, all I/O pins will
continue to maintain their previous states, even after the
device has finished the POR sequence and is executing
application code again. Pins configured as inputs during
Deep Sleep will remain high impedance, and pins
configured as outputs will continue to drive their previous
value.
After waking up, the TRIS and LAT registers will be
reset, but the I/O pins will still maintain their previous
states. If firmware modifies the TRIS and LAT values
for the I/O pins, they will not immediately go to the
newly configured states. Once the firmware clears the
RELEASE bit (DSCONL<0>), the I/O pins will be
“released”. This causes the I/O pins to take the states
configured by their respective TRIS and LAT bit values.
If the Deep Sleep BOR (DSBOR) circuit is enabled, and
VDD drops below the DSBOR and VDD rail POR thresh-
olds, the I/O pins will be immediately released similar to
clearing the RELEASE bit. All previous state informa-
tion will be lost, including the general purpose DSGPR0
and DSGPR1 contents. See Section 4.6.5 “Deep
for additional
details regarding this scenario
If a MCLR Reset event occurs during Deep Sleep, the
I/O pins will also be released automatically, but in this
case, the DSGPR0 and DSGPR1 contents will remain
valid.
In all other Deep Sleep wake-up cases, application
firmware needs to clear the RELEASE bit in order to
reconfigure the I/O pins.
4.6.3
DEEP SLEEP WAKE-UP SOURCES
The device can be awakened from Deep Sleep mode by
a MCLR, POR, RTCC, INT0 I/O pin interrupt, DSWDT or
ULPWU event. After waking, the device performs a
POR. When the device is released from Reset, code
execution will begin at the device’s Reset vector.
The software can determine if the wake-up was caused
from an exit from Deep Sleep mode by reading the DS
bit (WDTCON<3>). If this bit is set, the POR was
caused by a Deep Sleep exit. The DS bit must be
manually cleared by the software.
The software can determine the wake event source by
reading the DSWAKEH and DSWAKEL registers.
When the application firmware is done using the
DSWAKEH and DSWAKEL status registers, individual
bits do not need to be manually cleared before entering
Deep Sleep again. When entering Deep Sleep mode,
these registers are automatically cleared.
4.6.3.1
Wake-up Event Considerations
Deep Sleep wake-up events are only monitored while
the processor is fully in Deep Sleep mode. If a wake-up
event occurs before Deep Sleep mode is entered, the
event status will not be reflected in the DSWAKE
registers. If the wake-up source asserts prior to entering
Deep Sleep, the CPU will either go to the interrupt vector
(if the wake source has an interrupt bit and the interrupt
is fully enabled) or will abort the Deep Sleep entry
sequence by executing past the SLEEP instruction if the
interrupt was not enabled. In this case, a wake-up event
handler should be placed after the SLEEP instruction to
process the event and re-attempt entry into Deep Sleep,
if desired.
When the device is in Deep Sleep with more than one
wake-up source simultaneously enabled, only the first
wake-up source to assert will be detected and logged
in the DSWAKEH/DSWAKEL status registers.
4.6.4
DEEP SLEEP WATCHDOG TIMER
(DSWDT)
Deep Sleep has its own dedicated WDT (DSWDT) with
a postscaler for time-outs of 2.1 ms to 25.7 days,
configurable through the bits, DSWDTPS<3:0>.
The DSWDT can be clocked from either the INTRC or
the T1OSC/T1CKI input. If the T1OSC/T1CKI source
will be used with a crystal, the T1OSCEN bit in the
T1CON register needs to be set prior to entering Deep
Sleep. The reference clock source is configured through
the DSWDTOSC bit.
DSWDT is enabled through the DSWDTEN bit. Entering
Deep Sleep mode automatically clears the DSWDT. See
for more
information.
相關PDF資料 |
PDF描述 |
|---|---|
| PIC24FJ64GA004-I/PT | IC PIC MCU FLASH 64KB 44TQFP |
| PIC16C711-20/SO | IC MCU OTP 1KX14 A/D 18SOIC |
| PIC18F44J50-I/ML | IC PIC MCU FLASH 16K 2V 44-QFN |
| PIC18LF26J50-I/SS | IC PIC MCU FLASH 64K 2V 28-SSOP |
| SFW19R-2STE1 | SFW19R-2STE1-FFC/FPC CONN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PIC18F45J50T-I/ML | 功能描述:8位微控制器 -MCU Full Spd USB 32KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F45J50T-I/PT | 功能描述:8位微控制器 -MCU Full Spd USB 32KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F45K20-E/ML | 功能描述:8位微控制器 -MCU 32KB Flash 1536B RAM 25 I/O 8B RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F45K20-E/MV | 功能描述:8位微控制器 -MCU 32KB FL 1536b RAM 8b Familynanowatt XLP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F45K20-E/P | 功能描述:8位微控制器 -MCU 32KB Flash 1536B RAM 25 I/O 8B RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。