- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365366 > PIC14000 (Microchip Technology Inc.) CTV 22C 22#22D SKT RECP PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC14000 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | CTV 22C 22#22D SKT RECP |
| 中文描述： | 28引腳可編程混合信號(hào)控制器 |
| 文件頁數(shù)： | 82/152頁 |
| 文件大小： | 953K |
| 代理商： | PIC14000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁當(dāng)前第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁
PIC14000
DS40122B-page 82
Preliminary
1996 Microchip Technology Inc.
10.6
Interrupts
The PIC14000 has several sources of interrupt:
External interrupt from OSC1/PBTN pin
I
2
C port interrupt
PORTC interrupt on change (pins RC<7:4> only)
Timer0 overflow
A/D timer overflow
A/D converter capture event
Programmable reference comparator interrupt
This section addresses the external and Timer0
interrupts only. Refer to the appropriate sections for
description of the serial port, programmable reference
and A/D interrupts.
INTCON records individual interrupt requests in flag
bits. It also has individual and global enable bits. The
peripheral interrupt flags reside in the PIR1 register.
Peripheral interrupt enable interrupts are contained in
the PIE1 register.
Global interrupt masking is controlled by GIE
(INTCON<7>). Individual interrupts can be disabled
through their corresponding mask bit in the INTCON
register. GIE is cleared on reset to mask interrupts.
When an interrupt is serviced, the GIE is cleared to
disable any further interrupt, the return address is
pushed onto the stack and the PC is loaded with
0004h, the interrupt vector. For external interrupt
events, such as the I
2
C interrupt, the interrupt latency
will be 3 or 4 instruction cycles. The exact latency
depends when the interrupt event occurs. The latency
is the same for 1 or 2 cycle instructions. Once in the
interrupt service routine the source(s) of the interrupt
can be determined by polling the interrupt flag bits. The
interrupt flag bit(s) must be cleared in software before
re-enabling interrupts to avoid infinite interrupt
requests. Individual interrupt flag bits are set
regardless of the status of their corresponding mask bit
or the GIE bit to allow polling.
The return from interrupt instruction,
RETFIE
, exits the
interrupt routine as well as sets the GIE bit to re-enable
interrupts.
Note 1:
The individual interrupt flags will be set by
the specified condition even though the
corresponding interrupt enable bit is
cleared (interrupt disabled) or the GIE bit is
cleared (all interrupts disabled).
Note 2:
If an interrupt occurs while the Global
Interrupt Enable (GIE) bit is being cleared,
the GIE bit may unintentionally be
re-enabled by the user’s Interrupt Service
Routine (the
RETFIE
instruction). The
events that would cause this to occur are:
1.
An instruction clears the GIE bit while an
interrupt is acknowledged.
2.
The program branches to the interrupt vector
and executes the Interrupt Service Routine.
3.
The interrupt service routine completes with the
execution of the
RETFIE
instruction. This causes
the GIE bit to be set (enables interrupts), and the
program returns to the instruction after the one
which was meant to disable interrupts.
The method to ensure that interrupts are globally
disabled is:
1.
Ensure that the GIE bit was cleared by the
instruction, as shown in the following code:
LOOP: BCF
INTCON,GIE ; Disable Global Interrupts
BTFSC INTCON,GIE ; Global Interrupts Disabled
GOTO LOOP
; No, try again
:
; Yes, continue with program
; flow
FIGURE 10-9: INTERRUPT LOGIC SCHEMATIC
PBIF
PBIE
ADCIF
ADCIE
I
2
CIF
I
2
CIE
OVFIF
OVFIE
CMIF
CMIE
T0IF
T0IE
PEIE
Wake-up (If in SLEEP mode)
or terminate long write
Interrupt to CPU
PEIF
RCIF
RCIE
GIE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC16C621A | EPROM-Based 8-Bit CMOS Microcontroller |
| PIC16C62X | EPROM-Based 8-Bit CMOS Microcontroller |
| PIC16C620A | EPROM-Based 8-Bit CMOS Microcontroller |
| PIC16C622A | EPROM-Based 8-Bit CMOS Microcontroller |
| PIC16CR620A | EPROM-Based 8-Bit CMOS Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC14000/JW | 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC14000-04/SO | 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC14000-04/SP | 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC14000-04/SP | 制造商:Microchip Technology Inc 功能描述:IC 8BIT CMOS MCU 14000 SDIL28 |
| PIC14000-04/SS | 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。