- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365366 > PIC14000 (Microchip Technology Inc.) CTV 22C 22#22D SKT RECP PDF資料下載
參數(shù)資料
| 型號： | PIC14000 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | CTV 22C 22#22D SKT RECP |
| 中文描述： | 28引腳可編程混合信號控制器 |
| 文件頁數(shù)： | 50/152頁 |
| 文件大小： | 953K |
| 代理商： | PIC14000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁
PIC14000
DS40122B-page 50
Preliminary
1996 Microchip Technology Inc.
7.5.1.1
ADDRESSING
Once the I
2
C module has been enabled, the I
2
C waits
for a START to occur. Following the START, the 8-bits
are shifted into the I
2
CSR. All incoming bits are
sampled with the rising edge of the clock (SCL) line.
The I
2
CSR<7:1> is compared to the I
2
CADD register.
The address is compared on the falling edge of the
eighth clock (SCL) pulse. If the addresses match, and
the BF and I
2
COV bits are clear, the following things
happen:
I
2
CSR loaded into I
2
CBUF
Buffer Full (BF) bit is set
ACK pulse is generated
I
2
C Interrupt Flag (I
2
CIF) is set (interrupt is
generated if enabled (I
2
CIE set) on falling edge of
ninth SCL pulse.
In 10-bit address mode, two address bytes need to be
received by the slave (Figure 7-5). The five most
significant bits (MSbs) of the first address byte specify
if this is a 10-bit address. The R/W bit (bit 0) must
specify a write, so the slave device will received the
second address byte. For a 10-bit address the first byte
would equal ‘1 1 1 1 0 A9 A8 0’, where A9 and A8 are
the two MSbs of the address. The sequence of events
for 10-bit address are as follows, with steps 7-9 for
slave-transmitter:
1.
Receive first (high) byte of address (I
2
CIF, BF
and UA are set).
2.
Update I
2
CADD with second (low) byte of
address (clears UA and releases SCL line).
3.
Read I
2
CBUF (clears BF) and clear I
2
CIF.
4.
Receive second (low) byte of address (I
2
CIF, BF
and UA are set).
Update I
2
CADD with first (high) byte of address
(clears UA, if match releases SCL line).
Read I
2
CBUF (clears BF) and clear I
2
CIF
Receive Repeated START.
Receive first (high) byte of address (I
2
CIF and
BF are set).
Read I
2
CBUF (clears BF) and clear I
2
CIF.
5.
6.
7.
8.
9.
7.5.1.2
RECEPTION
When the R/W bit of the address byte is clear and an
address match occurs, the R/W bit of the I
2
CSTAT
register is cleared. The received address is loaded into
the I
2
CBUF.
When the address byte overflow condition exists then
no acknowledge (ACK) pulse is given. An overflow
condition is defined as either the BF bit (I
2
CSTAT<0>)
is set or the I
2
COV bit (I
2
CCON<6>) is set
(Figure 7-14).
An I
2
CIF interrupt is generated for each data transfer
byte. The I
2
CIF bit must be cleared in software, and the
I
2
CSTAT register is used to determine the status of the
byte. In master mode with slave enabled, three inter-
rupt sources are possible. Reading BF, P and S will
indicate the source of the interrupt.
Caution:
BF is set after receipt of eight bits and auto-
matically cleared after the I
2
CBUF is read.
However, the flag is not actually cleared
until receipt of the acknowledge pulse. Oth-
erwise extra reads appear to be valid.
FIGURE 7-14: I
2
C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)
Receiving Address
R/W=0
P
9
8
7
6
5
D0
D1
D2
D3
D4
D5
D6
D7
S
A7 A6 A5 A4 A3 A2 A1
SDA
SCL
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
1
2
3
4
Bus Master
terminates
transfer
I
2
COV is set
because I
2
CBUF is
still full. ACK is not sent.
Cleared in software
I
CBUF is read
ACK
Receiving Data
Receiving Data
D4
D5
D0
D1
D2
D3
D6
D7
ACK
I
2
CIF (PIR1<3>)
BF (I
2
CSTAT<0>)
I
2
COV (I
2
CCON<6>)
ACK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC16C621A | EPROM-Based 8-Bit CMOS Microcontroller |
| PIC16C62X | EPROM-Based 8-Bit CMOS Microcontroller |
| PIC16C620A | EPROM-Based 8-Bit CMOS Microcontroller |
| PIC16C622A | EPROM-Based 8-Bit CMOS Microcontroller |
| PIC16CR620A | EPROM-Based 8-Bit CMOS Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC14000/JW | 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC14000-04/SO | 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC14000-04/SP | 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC14000-04/SP | 制造商:Microchip Technology Inc 功能描述:IC 8BIT CMOS MCU 14000 SDIL28 |
| PIC14000-04/SS | 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。