- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365364 > PI7C8150MA-33 (Pericom Semiconductor Corp.) 2-Port PCI-to-PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | PI7C8150MA-33 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-Port PCI-to-PCI Bridge |
| 中文描述： | 2端口PCI至PCI橋 |
| 文件頁數(shù)： | 77/106頁 |
| 文件大?。?/td> | 904K |
| 代理商： | PI7C8150MA-33 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
PI7C8150
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
67
August 22, 2002 – Revision 1.02
Bit
31:24
Function
Secondary
Latency Timer
Type
R/W
Description
Designated in units of PCI bus clocks. Latency timer checks for
master accesses on the secondary bus interfaces that remain
unclaimed by any target.
Reset to 0
14.1.14
I/O BASE REGISTER – OFFSET 1Ch
Bit
3:0
7:4
Function
32-bit Indicator
I/O Base Address
[15:12]
Type
R/O
R/W
Description
Read as 01h to indicate 32-bit I/O addressing
Defines the bottom address of the I/O address range for the bridge
to determine when to forward I/O transactions from one interface to
the other. The upper 4 bits correspond to address bits [15:12] and
are writable. The lower 12 bits corresponding to address bits [11:0]
are assumed to be 0. The upper 16 bits corresponding to address
bits [31:16] are defined in the I/O base address upper 16 bits address
register
Reset to 0
14.1.15
I/O LIMIT REGISTER – OFFSET 1Ch
Bit
11:8
15:12
Function
32-bit Indicator
I/O Base Address
[15:12]
Type
R/O
R/W
Description
Read as 01h to indicate 32-bit I/O addressing
Defines the top address of the I/O address range for the bridge to
determine when to forward I/O transactions from one interface to
the other. The upper 4 bits correspond to address bits [15:12] and
are writable. The lower 12 bits corresponding to address bits [11:0]
are assumed to be FFFh. The upper 16 bits corresponding to
address bits [31:16] are defined in the I/O base address upper 16 bits
address register
Reset to 0
14.1.16
SECONDARY STATUS REGISTER – OFFSET 1Ch
Bit
20:16
21
Function
Reserved
66MHz Capable
Type
R/O
R/O
Description
Reset to 0
Set to 1 to enable 66MHz operation on the secondary interface
Reset to 1
Reset to 0
Set to 1 to enable decoding of fast back-to-back transactions on the
secondary interface to different targets
22
Reserved
R/O
23
Fast Back-to-
Back Capable
R/O
Reset to 0
Set to 1 when S_PERR_L is asserted and bit 6 of command register
is set
24
Data Parity Error
Detected
R/WC
Reset to 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C8150MA | 2-Port PCI-to-PCI Bridge |
| PI7C8150ND | 2-Port PCI-to-PCI Bridge |
| PI90LV01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LVB01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LV022 | KPSE 5C 5#16 SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C8150ND | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA |
| PI7C8150ND-33 | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI BUS CONTROLLER, PBGA256 |
| PI7C8152 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON |
| PI7C8152A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8152A_07 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
發(fā)布緊急采購，3分鐘左右您將得到回復。