參數(shù)資料
型號(hào)： PH28F640L18T85
廠(chǎng)商： INTEL CORP
元件分類(lèi)： PROM
英文描述： StrataFlash Wireless Memory
中文描述： 4M X 16 FLASH 1.8V PROM, 85 ns, PBGA56
封裝： 0.75 MM PITCH, LEAD FREE, VFBGA-56
文件頁(yè)數(shù)： 55/106頁(yè)
文件大?。?/td> 1272K
代理商： PH28F640L18T85
Intel StrataFlash Wireless Memory (L18)
Datasheet
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
April 2005
55
10.3.4
Data Hold
For burst read operations, the Data Hold (DH) bit determines whether the data output remains valid
on DQ[15:0] for one or two-clock cycles. This period of time is called the “data cycle”. When DH
is set, output data is held for two clocks (default). When DH is cleared, output data is held for one
clock (see
Figure 26
). The processor’s data setup time and the flash memory’s clock-to-data output
delay should be considered when determining whether to hold output data for one or two clocks. A
method for determining the Data Hold configuration is shown below:
To set the device at one clock data hold for subsequent reads, the following condition must be
satisfied:
t
CHQV
(ns) + t
DATA
(ns)
≤
One CLK Period (ns)
t
DATA
= Data set up to Clock (defined by CPU)
For example, with a clock frequency of 40 MHz, the clock period is 25 ns. Assuming
t
CHQV
= 20 ns and t
DATA
= 4ns. Applying these values to the formula above:
20 ns + 4 ns
≤
25 ns
The equation is satisfied and data will be available at every clock period with data hold setting at
one clock.
If t
CHQV
(ns) + t
DATA
(ns) >
One CLK Period (ns), data hold setting of 2 clock periods must be
used.
Table 13.
WAIT Functionality Table
Condition
WAIT
Notes
CE# = ‘1’, OE# = ‘X’
CE# = ‘X’, OE# = ‘1’
High-Z
1
CE# =’0’, OE# = ‘0’
Active
1
Synchronous Array Reads
Active
1
Synchronous Non-Array Reads
Active
1
All Asynchronous Reads
Deasserted
1
All Writes
High-Z
1,2
Notes:
1.
Active:
WAIT is asserted until data becomes valid, then
deasserts
When OE# = V
IH
during writes, WAIT = High-Z
2.
相關(guān)PDF資料
PDF描述
PH2907A PNP switching transistor
PH2907 PNP switching transistor
PH2931-135S Rail-to-Rail, Very Low Noise Universal Dual Filter Building Block; Package: SO; No of Pins: 16; Temperature Range: -40°C to +85°C
PH2931-I3 Radar Pulsed Power Transistor, 135W, 20ms Pulse, 1% Duty 2.9 - 3.1 GHz
PH2931-20M Radar Pulsed Power Transistor, 20W,100ms Pulse, 10% Duty 2.9-3.1 GHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PH28F640W18BD60 制造商:Micron Technology Inc 功能描述:PH28F640W18BD60S L785
PH28F640W18BD60B 制造商:Micron Technology Inc 功能描述:NUMPH28F640W18BD60B PH28F640W18BD60S L78
PH28F640W18TE60B 制造商:Micron Technology Inc 功能描述:64MB, CRYSTAL .75 VFBGA 1.8 LF - Tape and Reel
PH28F640W30BD70A 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel/Serial 1.8V 64Mbit 4M x 16bit 70ns 56-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:NUMPH28F640W30BD70A MM#862859FLASH 28F64
PH2-8-SGA 制造商:Adam Technologies Inc 功能描述:PH2 Series Dual Row 8 Position Straight 2.54 mm Centerline Pin Header
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*