參數(shù)資料
型號(hào)： PH28F256L18B85
廠商： INTEL CORP
元件分類： PROM
英文描述： StrataFlash Wireless Memory
中文描述： 16M X 16 FLASH 1.8V PROM, 85 ns, PBGA79
封裝： 0.75 MM PITCH, LEAD FREE, VFBGA-79
文件頁(yè)數(shù)： 30/106頁(yè)
文件大?。?/td> 1272K
代理商： PH28F256L18B85
Intel StrataFlash Wireless Memory (L18)
April 2005
30
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
Datasheet
7.3
AC Read Specifications (V
CCQ
= 1.35 V – 2.0 V)
Num
Symbol
Parameter
All DensitiesSpeed
–90
Units
Notes
Min
Max
Asynchronous Specifications
R1
R2
R3
t
AVAV
t
AVQV
t
ELQV
t
GLQV
t
PHQV
t
ELQX
t
GLQX
t
EHQZ
t
GHQZ
t
OH
t
EHEL
t
ELTV
t
EHTZ
t
GLTV
t
GLTX
t
GHTZ
Read cycle time
Address to output valid
CE# low to output valid
90
-
-
-
ns
ns
ns
6
90
90
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R15
R16
R17
OE# low to output valid
RST# high to output valid
CE# low to output in low-Z
OE# low to output in low-Z
CE# high to output in high-Z
OE# high to output in high-Z
Output hold from first occurring address, CE#, or OE# change
CE# pulse width high
CE# low to WAIT valid
CE# high to WAIT high Z
OE# low to WAIT valid
OE# low to WAIT in low-Z
OE# high to WAIT in high-Z
-
-
0
0
-
-
0
17
-
-
-
0
-
25
150
-
-
20
20
-
-
17
17
17
-
20
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1,2
1
1,3
1,2,3
1,3
1
1
1,3
1
1,3
1,3
Latching Specifications
R101
R102
R103
R104
R105
R106
R108
R111
t
AVVH
t
ELVH
t
VLQV
t
VLVH
t
VHVL
t
VHAX
t
APA
tphvh
Address setup to ADV# high
CE# low to ADV# high
ADV# low to output valid
ADV# pulse width low
ADV# pulse width high
Address hold from ADV# high
Page address access
RST# high to ADV# high
7
-
-
ns
ns
ns
ns
ns
ns
ns
ns
1
10
-
7
7
7
-
30
90
-
-
-
30
-
1,4
1
1
Clock Specifications
R200
R201
R202
R203
f
CLK
t
CLK
t
CH/CL
t
FCLK/RCLK
CLK frequency
CLK period
CLK high/low time
CLK fall/rise time
-
47
-
-
3
MHz
ns
ns
ns
1,3
21.3
4.5
-
Synchronous Specifications
R301
R302
R303
R304
R305
R306
R307
R311
R312
t
AVCH/L
t
VLCH/L
t
ELCH/L
t
CHQV
/ t
CLQV
t
CHQX
t
CHAX
t
CHTV
t
CHVL
t
CHTX
Address setup to CLK
ADV# low setup to CLK
CE# low setup to CLK
CLK to output valid
Output hold from CLK
Address hold from CLK
CLK to WAIT valid
CLK Valid to ADV# Setup
WAIT Hold from CLK
7
7
7
-
3
7
-
0
3
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
1
17
-
-
17
-
-
1,5
1,4,5
1,5
1
1,5
NOTES:
1.
See
Figure 8, “AC Input/Output Reference Waveform” on page 28
for timing measurements and max allowable input slew
rate.
OE# may be delayed by up to t
ELQV
– t
GLQV
after CE#’s falling edge without impact to t
ELQV
.
Sampled, not 100% tested.
Address hold in synchronous burst mode is t
or t
VHAX
, whichever timing specification is satisfied first.
Applies only to subsequent synchronous reads.
The specifications in this table will
only
be used by customers (1) who desire a 1.35 to 2.0 V
operating range OR (2)
who desire to transition their host controller from a 1.7 V to 2.0 V V
CCQ
voltage now to a lower range in the future.
2.
3.
4.
5.
6.
相關(guān)PDF資料
PDF描述
PH28F256L18T85 StrataFlash Wireless Memory
PH28F640L18B85 StrataFlash Wireless Memory
PH28F640L18T85 StrataFlash Wireless Memory
PH2907A PNP switching transistor
PH2907 PNP switching transistor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PH28F256L18B85A 制造商:Micron Technology Inc 功能描述:MM#875138FLASH 28F256L18B 85 VF-PBGA79 S
PH28F256L18T85 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory
PH28F320C3TD70A 制造商:Micron Technology Inc 功能描述:Flash Mem Parallel 3V/3.3V 32M-Bit 2M x 16 70ns 48-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:MM#869664FLASH 28F320C3TD 70 VF-PBGA47 E
PH28F320W18BE60A 制造商:Micron Technology Inc 功能描述:IC FLASH 32MBIT 60NS VFBGA
PH28F320W18BE60B 制造商:Micron Technology Inc 功能描述:32MB, CRYSTAL .75 VFBGA 1.8 LF - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*