- 您現在的位置：買賣IC網 > PDF目錄369995 > PF48F4P0VB00 (Intel Corp.) Photoelectric Sensor; Sensor Input Type:Optical; Sensing Range Max:43mm; Sensor Output Type:Relay; Leaded Process Compatible:No; Output Type:Relay; Peak Reflow Compatible (260 C):No; Contact Current Max:3A; Contact Rating:3A PDF資料下載
參數資料
| 型號： | PF48F4P0VB00 |
| 廠商： | Intel Corp. |
| 英文描述： | Photoelectric Sensor; Sensor Input Type:Optical; Sensing Range Max:43mm; Sensor Output Type:Relay; Leaded Process Compatible:No; Output Type:Relay; Peak Reflow Compatible (260 C):No; Contact Current Max:3A; Contact Rating:3A |
| 中文描述： | 英特爾StrataFlash嵌入式存儲器 |
| 文件頁數： | 57/102頁 |
| 文件大?。?/td> | 1609K |
| 代理商： | PF48F4P0VB00 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
1-Gbit P30 Family
Datasheet
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
April 2005
57
10.3.3
WAIT Polarity
The WAIT Polarity bit (WP), RCR[10] determines the asserted level (V
OH
or V
OL
) of WAIT.
When WP is set, WAIT is asserted high (default). When WP is cleared, WAIT is asserted low.
WAIT changes state on valid clock edges during active bus cycles (CE# asserted, OE# asserted,
RST# deasserted).
10.3.3.1
WAIT Signal Function
The WAIT signal indicates data valid when the device is operating in synchronous mode
(RCR[15]=0). The WAIT signal is only “deasserted” when data is valid on the bus.
When the device is operating in synchronous non-array read mode, such as read status, read ID, or
read query. The WAIT signal is also “deasserted” when data is valid on the bus.
WAIT behavior during synchronous non-array reads at the end of word line works correctly only
on the first data access.
When the device is operating in asynchronous page mode, asynchronous single word read mode,
and all write operations, WAIT is set to a deasserted state as determined by RCR[10]. See
Figure
17, “Asynchronous Single-Word Read (ADV# Latch)” on page 38
, and
Figure 18, “Asynchronous
Page-Mode Read Timing” on page 39
.
Figure 29.
Example Latency Count Setting using Code 3
CLK
CE#
ADV#
A[MAX:0]
D[15:0]
t
Data
Code 3
Address
Data
0
1
2
3
4
R103
High-Z
相關PDF資料 |
PDF描述 |
|---|---|
| PF48F0P0VT00 | Intel StrataFlash Embedded Memory |
| PF48F2P0VT00 | Intel StrataFlash Embedded Memory |
| PF48F3P0VT00 | Intel StrataFlash Embedded Memory |
| PF48F4P0VT00 | Intel StrataFlash Embedded Memory |
| PF48F0P0ZB00 | Intel StrataFlash Embedded Memory |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PF48F4P0VBQ0 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0VT00 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0VTQ0 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0ZB00 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0ZBQ0 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復。