參數(shù)資料
型號： PF48F3P0ZTQ0
廠商： Intel Corp.
元件分類： 圓形連接器
英文描述： Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:10; Connector Shell Size:12; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin; Insert Arrangement:12-10
中文描述： 英特爾StrataFlash嵌入式存儲器
文件頁數(shù)： 21/102頁
文件大?。?/td> 1609K
代理商： PF48F3P0ZTQ0
1-Gbit P30 Family
Datasheet
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
April 2005
21
VCCQ
Power
Output Power Supply:
Output-driver source voltage.
VSS
Power
Ground:
Connect to system ground. Do not float any VSS connection.
RFU
—
Reserved for Future Use:
Reserved by Intel for future device functionality and enhancement. These
should be treated in the same way as a Do Not Use (DU) signal.
DU
—
Do Not Use:
Do not connect to any other signal, or power supply; must be left floating.
NC
—
No Connect:
No internal connection; can be driven or floated.
Table 3.
TSOP and Easy BGA Signal Descriptions (Sheet 2 of 2)
Symbol
Type
Name and Function
Table 4.
QUAD+ SCSP Signal Descriptions (Sheet 1 of 2)
Symbol
Type
Name and Function
A[MAX:0]
Input
ADDRESS INPUTS:
Device address inputs. 64-Mbit: A[21:0]; 128-Mbit: A[22:0]; 256-Mbit: A[23:0];
512-Mbit: A[24:0].
See
Table 6 on page 22
,
Figure 11 on page 23
, and
Figure 12 on page 23
for 512-Mbit and 1-Gbit
addressing.
DQ[15:0]
Input/
Output
DATA INPUT/OUTPUTS:
Inputs data and commands during write cycles; outputs data during
memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls
float when the CE# or OE# are deasserted. Data is internally latched during writes.
ADV#
Input
ADDRESS VALID:
Active low input. During synchronous read operations, addresses are latched on
the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.
In asynchronous mode, the address is latched when ADV# going high or continuously flows through
if ADV# is held low.
WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.
F1-CE#
F2-CE#
Input
FLASH CHIP ENABLE:
Active low input. CE# low selects the associated flash memory die. When
asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When
deasserted, the associated flash die is deselected, power is reduced to standby levels, data and
WAIT outputs are placed in high-Z state.
See
Table 6 on page 22
for CE# assignment definitions.
WARNING: All chip enables must be high when device is not in use.
CLK
Input
CLOCK:
Synchronizes the device with the system’s bus frequency in synchronous-read mode.
During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the
next valid CLK edge with ADV# low, whichever occurs first.
WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.
F1-OE#
F2-OE#
Input
OUTPUT ENABLE:
Active low input. OE# low enables the device’s output data buffers during read
cycles. OE# high places the data outputs and WAIT in High-Z.
F1-OE# and F2-OE# should be tied together for all densities.
RST#
Input
RESET:
Active low input. RST# resets internal automation and inhibits write operations. This
provides data protection during power transitions. RST# high enables normal operation. Exit from
reset places the device in asynchronous read array mode.
WAIT
Output
WAIT:
Indicates data valid in synchronous array or non-array burst reads. Read Configuration
Register bit 10 (RCR[10], WT) determines its polarity when asserted. WAIT’s active output is V
OL
or
V
OH
when CE# and OE# are V
IL
. WAIT is high-Z if CE# or OE# is V
IH
.
In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and
valid data when deasserted.
In asynchronous page mode, and all write modes, WAIT is deasserted.
WE#
Input
WRITE ENABLE:
Active low input. WE# controls writes to the device. Address and data are latched
on the rising edge of WE#.
相關(guān)PDF資料
PDF描述
PF48F4P0ZTQ0 Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT00; No. of Contacts:10; Connector Shell Size:12; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle
PF48F0P0ZT00 Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:41; Connector Shell Size:20; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Socket; Insert Arrangement:20-41
PF48F2P0ZT00 Circular Connector; No. of Contacts:41; Series:; Body Material:Aluminum; Connector Shell Size:20; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:20-41
PF48F3P0ZT00 Intel StrataFlash Embedded Memory
PF48F4P0ZT00 Circular Connector; No. of Contacts:21; Series:; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:22-21
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PF48F4000M0Y0CEA 制造商:Micron Technology Inc 功能描述:256BA/0BA SCSP 1.8 X16C HF - Trays
PF48F4000P0ZB 制造商:MICRON 制造商全稱:Micron Technology 功能描述:Micron Parallel NOR Flash Embedded Memory (P30-65nm)
PF48F4000P0ZBQ0 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:Numonyx StrataFlash Embedded Memory
PF48F4000P0ZBQ0A 功能描述:IC FLASH 256MBIT 100NS 88-SCSP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ
PF48F4000P0ZBQE3 功能描述:IC FLASH 256MBIT 100NS 88SCSP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:Axcell™ 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲器:閃存 存儲器類型:閃存 - NAND 存儲容量:512M（64M x 8） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 其它名稱:497-5040
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*