參數(shù)資料
型號(hào)： PF48F0P0VB00
廠(chǎng)商： Intel Corp.
英文描述： Intel StrataFlash Embedded Memory
中文描述： 英特爾StrataFlash嵌入式存儲(chǔ)器
文件頁(yè)數(shù)： 88/102頁(yè)
文件大?。?/td> 1609K
代理商： PF48F0P0VB00
1-Gbit P30 Family
April 2005
88
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
Datasheet
Figure 43.
BEFP Flowchart
NOTES:
1. First-word address to be programmed within the target block must be aligned on a write -buffer boundary.
2. Write-buffer contents are programmed sequentially to the flash array starting at the first word address (WSM internally increments addressing).
BEFP Exit
Repeat for subsequent blocks;
After BEFP exit, a full Status Register check can
determine if any program error occurred;
See full Status Register check procedure in the
Word Program flowchart.
Write 0xFF to enter Read Array state.
Standby
Read
Bus
State
Operation
Status
Register
Check
Exit
Status
Comments
Data = Status Register Data
Address = 1
Word Addr.
Check SR[7]:
0 = Exit Not Completed
1 = Exit Completed
BEFP Setup
Comments
Bus
State
Operation
Write
(Note 1)
BEFP
Setup
Write
BEFP
Confirm
Read
Status
Register
Standby
BEFP
Setup
Done
Write
Unlock
Block
Data = 0x80 @ 1
st
Word
Address
Data = 0x80 @ 1
st
Word
Address
Data = Status Register Data
Address = 1
Word Addr.
Check SR[7]:
0 = BEFP Ready
1 = BEFP Not Ready
V
PPH
applied to VPP
Standby
Error
Condition
Check
If SR[7] is set, check:
SR[3] set = V
PP
Error
SR[1] set = Locked Block
No (SR[0]=1)
Write Data @ 1
st
Word Address
Last
Data
Write 0xFFFF,
Address Not within
Current Block
Program
Done
Read
Status Reg.
Yes (SR[0]=0)
Y
No (SR[7]=0)
Full Status Check
Procedure
Program
Complete
Read
Status Reg.
BEFP
Exited
Yes (SR[7]=1)
Start
Write 80h @
1
st
Word Address
V
applied
Block Unlocked
Write D0h @
1
st
Word Address
BEFP Setup
Done
Read
Status Reg.
No (SR[7]=1)
Exit
N
Program & Verify Phase
Exit Phase
Setup Phase
BUFFERED ENHANCED FACTORY PROGRAMMING (BEFP) PROCEDURE
Check
X = 32
Initialize Count:
X = 0
Increment Count:
X = X+1
Y
N
Check V
PP
, Lock
errors (SR[3,1])
Yes (SR[7]=0)
BEFP Setup delay
Data Stream
Ready
Read
Status Reg.
Yes (SR[0]=0)
No (SR[0]=1)
BEFP Program & Verify
Comments
Bus
State
Write
(note 2)
Load
Buffer
Standby
Increment
Count
Standby
Initialize
Count
Data = Data to Program
Address = 1
st
Word Addr.
X = X+1
X = 0
Read
Status
Register
Standby
Program
Done
Data = Status Reg. Data
Address = 1
Word Addr.
Check SR[0]:
0 = Program Done
1 = Program in Progress
Write
Exit Prog &
Verify Phase
Data = 0xFFFF @ address
not in current block
Standby
Last
Data
No = Fill buffer again
Yes = Exit
Standby
Buffer
Full
X = 32
Yes = Read SR[0]
No = Load Next Data Word
Read
Standby
Status
Register
Data Stream
Ready
Data = Status Register Data
Address = 1
Word Addr.
Check SR[0]:
0 = Ready for Data
1 = Not Ready for Data
Operation
相關(guān)PDF資料
PDF描述
PF48F2P0VB00 Intel StrataFlash Embedded Memory
PF48F3P0VB00 Intel StrataFlash Embedded Memory
PF48F4400P0VTQ0 OSC 5V SMT 7X5 CMOS
PF48F4444PPVTQ0 Intel StrataFlash Embedded Memory
PF48F0P0VTQ0 Intel StrataFlash Embedded Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PF48F0P0VBQ0 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F0P0VT00 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F0P0VTQ0 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F0P0ZB00 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F0P0ZBQ0 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*