參數(shù)資料
型號(hào): PEF24901
英文描述: ISDN LINE INTERFACE|BASIC|CMOS|QFP|64PIN|PLASTIC
中文描述: 綜合業(yè)務(wù)數(shù)字網(wǎng)線接口|基本|的CMOS | QFP封裝| 64管腳|塑料
文件頁(yè)數(shù): 58/73頁(yè)
文件大?。?/td> 1618K
代理商: PEF24901
PEB 2466
PEF 2466
Electrical Characteristics and Timing Diagrams
Hardware Reference Manual
49
2001-02-20
8.6
PCM-Interface Timing
8.6.1
Single Clocking Mode
Figure 29
PCM Interface Timing in Single Clocking Mode
Parameter
Symbol
Limit Values
typ.
Unit
min.
1/8192
0.4*
t
PCLK
max.
1/128
0.6*
t
PCLK
Period of PCLK
PCLK high time
Period FSC
FSC setup time
FSC hold time
DRA/B setup time
DRA/B hold time
DXA/B delay time
1)
DXA/B delay time to high Z
TCA#/TCB# delay time on
TCA#/TCB# delay time off
t
PCLK
t
PCLKh
t
FSC
t
FSC_s
t
FSC_h
t
DR_s
t
DR_h
t
dDX
t
dDXhz
t
dTCon
t
dTCoff
ms
μs
μs
ns
ns
ns
ns
ns
ns
ns
ns
t
PCLK
/2
125
50
50
50
50
10
40
10
10
25
25
25
25
1)
Min. delay times: intrinsic time, caused by internal processing. Max. delay times: min. time + delay caused by
external components C
Load
and R
Pullup.
:
t
C_Load
= 0.4ns*C
Load
/pF
t
C*R
= R
Pullup
*C
Load
; R
Pullup
>1.5k
t
dDX_min
+ t
C_Load
50
t
dTCon_min
+ t
C_Load
t
dTCoff_min
+ t
C*R
t
PCLK
PCLK
FSC
DRA/B
DXA/B
FSC_S
t
PCLKh
t
High Imp.
t
DR_S
DR_H
t
t
dDX
dDXhz
t
t
FSC_H
FSC
t
TCA#/TCB#
dTCon
t
t
dTCoff
50%
2466_229
相關(guān)PDF資料
PDF描述
PEF24901H ?Quad ISDN Echocancellation Circuit Digital Front-End for 4B3T Line Code?
PEF24902 ISDN Line Interface
PEF24902H ?Quad ISDN Echocancellation Circuit Analog Front End - 2B1Q/4B3T Code?
PEF24911 ISDN Line Interface
PEB3035-N Telecomm Interface, Other/Special/Misc
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PEF24901H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?Quad ISDN Echocancellation Circuit Digital Front-End for 4B3T Line Code?
PEF24901H V2.2 制造商:Lantiq 功能描述:
PEF24901HV2.2 功能描述:ISDN 接口 ISDN RoHS:否 制造商:Texas Instruments 封裝:Tube
PEF24902 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface
PEF24902H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?Quad ISDN Echocancellation Circuit Analog Front End - 2B1Q/4B3T Code?