- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378048 > PEB2445-N (SIEMENS A G) Multipoint Switching and Conferencing Unit - Attenuation MUSAC-A PDF資料下載
參數(shù)資料
| 型號(hào)： | PEB2445-N |
| 廠(chǎng)商： | SIEMENS A G |
| 元件分類(lèi)： | 路由/交換 |
| 英文描述： | Multipoint Switching and Conferencing Unit - Attenuation MUSAC-A |
| 中文描述： | TELECOM, CONFERENCING CIRCUIT, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁(yè)數(shù)： | 39/70頁(yè) |
| 文件大?。?/td> | 1236K |
| 代理商： | PEB2445-N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
PEB 2445
Operational Description
Semiconductor Group
39
02.96
3
Operational Description
3.1
After a hardware reset (RES) or power up the MUSAC-A is set to its initial state. The
MOD- and CFR register bits are all set to logical 1; the CSR-, CST- and CMR-register
bits are set to logical 0. The STA register
B
bit is undefined, the
Z
bit contains logical 0.
Reset State
3.2
After reset a few internal signals and clocks need to be initialized. This is done with the
initialization sequence. To give all signals and clocks a defined value only 4 SP pulses
are necessary. The SP pulses may be of any length allowed in normal application, the
time interval between the two SP pulses may be of any length down to 250 ns.
With all signals being defined, the CM needs to be reset. To do that a logical 0 is written
into MOD:RC. STA:B is set. The resulting CM reset is finished after max. 250
μ
s and is
indicated by the status register B bit being logical 0. Changing the pulse shaping factor
N during CM reset may result in a CM-reset time longer than 250
μ
s.
After resetting the CM, all bits in the CM are reset to 0, except for the D9-bit, which is set
to one, causing the output lines to be tristated.
To prepare the MUSAC-A for programming the CM and CCM, the Rl bit in the mode
register must be reset. Note that one mode register access can serve to reset both RC-
and Rl bits as well as configuring the chip (i.e. selecting operating mode etc.).
Initialization Procedure
Figure 18
Initializing the PEB 2445 for a 8192-kHz Device Clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB2445N | LTM4600 Evaluation Kit |
| PEB2447 | Memory Time Switch Extended Large MTSXL |
| PEB2447H | Memory Time Switch Extended Large MTSXL |
| PEB2466 | Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC |
| PEB2466-HV1.2 | Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB2445P | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:PCM， Other/Special/Miscellaneous |
| PEB2447 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:Memory Time Switch Extended Large MTSXL |
| PEB2447H | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:Memory Time Switch Extended Large MTSXL |
| PEB2447HV1.2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB2447H-V12 | 功能描述:IC SWITCH MEM TIME CMOS 100-MQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:* 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線(xiàn) 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱(chēng):568-1854-1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。