- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98051 > PE3236-54 (PEREGRINE SEMICONDUCTOR CORP) PHASE LOCKED LOOP, PQCC44 PDF資料下載
參數(shù)資料
| 型號： | PE3236-54 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, PQCC44 |
| 封裝： | GREEN, PLASTIC, LCC-44 |
| 文件頁數(shù)： | 12/15頁 |
| 文件大?。?/td> | 456K |
| 代理商： | PE3236-54 |
Product Specification
PE3236
Page 6 of 15
2003-2010 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0026-04
│ UltraCMOS RFIC Solutions
Table 6. AC Characteristics: VDD = 3.0 V, -40°C < TA < 85°C, unless otherwise specified
Note 1:
Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk
specification.
Note 2:
CMOS logic levels can be used to drive the reference input if DC coupled. Voltage input needs to be a minimum of 0.5 Vp-p. For optimum
phase noise performance, the reference input falling edge rate should be faster than 80mV/ns.
Note 3:
Parameter is guaranteed through characterization only and is not tested.
Symbol
Parameter
Conditions
Min
Max
Units
Control Interface and Latches (see Figures 4, 5, 6)
fClk
Serial data clock frequency
(Note 1)
10
MHz
tClkH
Serial clock HIGH time
30
ns
tClkL
Serial clock LOW time
30
ns
tDSU
Sdata set-up time to Sclk rising edge, D[7:0] set-up time to
M1_WR, M2_WR, A_WR rising edge
10
ns
tDHLD
Sdata hold time after Sclk rising edge, D[7:0] hold time to
M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tPW
S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width
30
ns
tCWR
Sclk rising edge to S_WR rising edge. S_WR, M1_WR,
M2_WR, A_WR falling edge to Hop_WR rising edge
30
ns
tCE
Sclk falling edge to E_WR transition
30
ns
tWRC
S_WR falling edge to Sclk rising edge. Hop_WR falling
edge to S_WR, M1_WR, M2_WR, A_WR rising edge
30
ns
tEC
E_WR transition to Sclk rising edge
30
ns
Main Divider (Including Prescaler)
Fin
Operating frequency
200
2200
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Main Divider (Prescaler Bypassed)
Fin
Operating frequency
20
220
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
fr
Operating frequency
(Note 3)
100
MHz
Pfr
Reference input power (Note 2)
Single ended input
-2
dBm
Phase Detector
fc
Comparison frequency
(Note 3)
20
MHz
SSB Phase Noise (Fin = 1.3 GHz, fr = 10 MHz, fc = 1.25 MHz, LBW = 70 kHz, VDD = 3.0 V, Temp = -40°C)
100 Hz Offset
-75
dBc/Hz
1 kHz Offset
-85
dBc/Hz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PE3236-21 | PHASE LOCKED LOOP, PQCC44 |
| PE33361MLIAA-Z | PHASE LOCKED LOOP, QCC48 |
| PE33361MLIAA | PHASE LOCKED LOOP, QCC48 |
| PE3337-99 | PHASE LOCKED LOOP, UUC52 |
| PE33631MLIAA | PHASE DETECTOR, QCC64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PE3236EK | 制造商:PEREGRINE 制造商全稱:PEREGRINE 功能描述:2200 MHz UltraCMOS-TM Integer-N PLL for Low Phase Noise Applications |
| PE3238 | 制造商:PEREGRINE 制造商全稱:PEREGRINE 功能描述:1500 MHz UltraCMOS⑩ Integer-N PLL for Low Phase Noise Applications |
| PE3238EK | 制造商:PEREGRINE 制造商全稱:PEREGRINE 功能描述:1500 MHz UltraCMOS? Integer-N PLL for Low Phase Noise Applications |
| PE3238LF | 制造商:PASTERNACK 制造商全稱:Pasternack Enterprises, Inc. 功能描述:CABLE ASSEMBLY RG223/U BNC MALE TO SMC PLUG |
| PE3239 | 制造商:PEREGRINE 制造商全稱:PEREGRINE 功能描述:2.2 GHz Integer-N PLL for Low Phase Noise Applications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。