- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296796 > PCM1737E 24-Bit, 192kHz Sampling Enhanced Multi-Level, Delta-Sigma, Audio DIGITAL-TO-ANALOG CONVERTER PDF資料下載
參數(shù)資料
| 型號： | PCM1737E |
| 英文描述： | 24-Bit, 192kHz Sampling Enhanced Multi-Level, Delta-Sigma, Audio DIGITAL-TO-ANALOG CONVERTER |
| 中文描述： | 24位192kHz采樣增強的多級，Δ-Σ，音頻數(shù)字模擬轉(zhuǎn)換器 |
| 文件頁數(shù)： | 5/27頁 |
| 文件大小： | 180K |
| 代理商： | PCM1737E |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
13
PCM1737
50% of V
DD
50% of V
DD
50% of V
DD
50% of V
DD
ML
MC
MDI
MDO
t
MLS
t
MCH
t
MCY
t
MOS
t
MDS
t
MDI
t
MCL
t
MHH
t
MLH
LSB
SYMBOL
PARAMETER
MIN
MAX
UNITS
tMCY
MC Pulse Cycle Time
100
ns
tMCL
MC Low Level Time
50
ns
tMCH
MC High Level Time
50
ns
tMHH
ML High Level Time
300
ns
tMLS
ML Falling Edge to MC Rising Edge
20
ns
tMLH
ML Hold Time(1)
20
ns
tMDI
Hold Time
15
ns
tMDS
MDL Set Up Time
20
ns
tMOS
MC Falling Edge to MDSO Stable
30
ns
NOTE: (1) MC rising edge for LSB to ML rising edge.
FIGURE 10. Control Interface Timing.
Figure 8 details the Read operation. First, Control Register
21 must be written with the index of the register to be read
back. In addition, the INC bit must be set to logic ‘0’ in
order to disable the auto-increment read function. The Read
cycle is then initiated by setting ML to logic ‘0’ and setting
the R/W bit of the control data word to logic ‘1’, indicating
a Read operation. MDO remains at a high impedance state
until the last 8 bits of the 16-bit read cycle, which corre-
sponds to the 8 data bits of the register indexed by the
REG[6:0] bits of Control Register 21. The Read cycle is
complete when ML is set to ‘1’, immediately after the MC
clock cycle for the least significant bit of indexed control
register has completed.
AUTO-INCREMENT READ OPERATION
The Auto-Increment Read function allows for multiple reg-
isters to be read sequentially. The Auto-Increment function
is enabled by setting the INC bit of Control Register 21 to
‘1’. The sequence always starts with Register 1, and ends
with the register indexed by the REG[6:0] bits in Control
Register 21.
Figure 9 shows the timing for the Auto-Increment Read
operation. The operation begins by writing Control Register
21, setting INC to ‘1’ and setting REG[6:0] to the last
register to be read in the sequence. The actual Read opera-
tion starts on the next High to Low transition of the ML pin.
The Read cycle starts by setting the R/W bit of the control
word to ‘1’, and setting all of the IDX[6:0] bits to ‘0’. All
subsequent bits input on the MDI are ignored while ML is
set to ‘0’. For the first 8 clocks of the Read cycle, MDO is
set to a high impedance state. This is followed by a sequence
of 8-bit words, each corresponding the data contained in
Control Registers 1 through N, where N is defined by the
REG[6:0] bits in Control Register 21. The Read cycle is
complete when ML is set to ‘1’, immediately after the MC
clock cycle for the least significant bit of Control Register N
has completed.
CONTROL INTERFACE TIMING REQUIREMENTS
Figure 10 shows a detailed timing diagram for the serial
control interface. Pay special attention to the setup and hold
times, as well as tMLS and tMLH, which define minimum delays
between edges of the ML and MC clocks. These timing
parameters are critical for proper control port operation.
相關PDF資料 |
PDF描述 |
|---|---|
| PCM3052ARTFG4 | PCM CODEC, PQCC32 |
| PCM3794RHBRG4 | SPECIALTY TELECOM CIRCUIT, PQCC32 |
| PCM3794RHBR | SPECIALTY TELECOM CIRCUIT, PQCC32 |
| PCM3794RHBTG4 | SPECIALTY TELECOM CIRCUIT, PQCC32 |
| PCM3794RHBT | SPECIALTY TELECOM CIRCUIT, PQCC32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PCM1737E/2K | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplg Enh Mltl D-S DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1737E/2KG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplg Enh Mltl D-S DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1737E-1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PCM1737EG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplg Enh Mltl D-S DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1738 | 制造商:BB 制造商全稱:BB 功能描述:24-Bit, 192kHz Sampling, Advanced Segment, Audio-Stereo DIGITAL-TO-ANALOG CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。