- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98051 > PC33991DH (FREESCALE SEMICONDUCTOR INC) STEPPER MOTOR CONTROLLER, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | PC33991DH |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | STEPPER MOTOR CONTROLLER, PDSO24 |
| 封裝： | PLASTIC, SOIC-28 |
| 文件頁數(shù)： | 6/36頁 |
| 文件大小： | 660K |
| 代理商： | PC33991DH |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
33991
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
14
Module Memory Map
Various registers of the 33991 SPI module are addressed by
the three MSB of the 16-bit word received serially. Functions to
be controlled include:
Individual gauge drive enabling
Power-up/down
Internal clock calibration
Gauge pointer position and velocity
Gauge pointer zeroing
Status reporting includes:
Individual gauge over temperature condition
Battery out of range condition
Pointer zeroing status
Internal clock status
Confirmation of coil output changes should result in
pointer movement
Table 2 provides the register available to control the above
functions.
Register Descriptions
Power, Enable, and Calibration Register (PECR)
This register allows the master to independently enable or
disable the output drivers of the two gauge controllers.
SI Address 000—Power, Enable, and Calibration Register is
illustrated in Table 3. A write to the 33991using this register
allows the master to independently enable or disable the output
drivers of the two gauge controllers as well as to calibrate the
internal clock, or send a null command for the purpose of
reading the status bits. This register is also used to place the
33991device into a low current consumption mode.
Each of the gauge drivers can be enabled by writing a logic
[1] to their assigned address bits, D0 and D1 respectively. This
feature could be useful to disable a driver if it is failing or not
being used. The device can be placed into a standby current
mode by writingalogic [0] tobothD0and D1.Duringthisstate,
most current consuming circuits are biased off. When in the
Standby mode, the internal clock will remain on.
The internal state machine utilizes a ROM table of step times
defining the duration the motor will spend at each microstep as
it accelerates or decelerates to a commanded position. The
accuracy of the acceleration and velocity of the motor is directly
related to the accuracy of the internal clock. Although the
accuracy of the internal clock is temperature independent, the
non-calibrated tolerance is +70 percent to -35 percent. The
33991 device was designed with a feature allowing the internal
clock to be software calibrated to a tighter tolerance of ± 10
percent, using the CS pin and a reference time pulse provided
by the microcontroller.
Calibration of the internal clock is initiated by writing a logic
[1] to D3. The calibration pulse, must be 8 s for an internal
clock speed of 1 MHz, will be sent on the CS pin immediately
after the SPI word is sent. No other SPI lines will be toggled. A
clock calibration is allowed only if the gauges are disabled or
the pointers are not moving, indicated by status bits ST4 and
ST5.
Some applications may require a guaranteed maximum
pointer velocity and acceleration. Guaranteeing these
maximums require the nominal internal clock frequency fall
below 1 MHz. The frequency range of the calibrated clock is
always below 1 MHz if bit D4 is logic [0] when initiating a
calibration command followed by an 8 s reference pulse. The
frequency is centered at 1MHz if bit D4 is logic [1].
Some applications may require a slower calibrated clock due
to a lower motor gear reduction ratio. Writing a logic [1] to bit D2
will slow the internal oscillator by one-third, leading to a
situation where it is possible to calibrate at maximum 667 kHz
or centered at 667 kHz. In these cases, it may be necessary to
provide a longer calibration pulse of exactly 12 s without any
indication of a calibration fault at status bit ST7. The preceding
description should be the case for 1 MHz if D2 is left logic [0].
If bit D12 is logic [1] during a PECR command, the state of
D11: D0 is ignored. This is referred to as the null command and
can be used to read device status without affecting device
operation.
Table 2. Module Memory Map
Address [15:13]
Use
Name
000
Power, Enable, and Calibration Register
PECR
001
Maximum Velocity Register
VELR
010
Gauge 0 Position Register
POS0R
011
Gauge 1 Position Register
POS1R
100
Return to Zero Register
RTZR
101
Return to Zero Configuration Register
RTZCR
110
Not Used
111
Reserved for Test
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC33991DHR2 | STEPPER MOTOR CONTROLLER, PDSO24 |
| PC34704BEP | 8-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC56 |
| PCA8802CX8/B/1 | SPECIALTY ANALOG CIRCUIT, PBGA8 |
| PCA8802U/2AA/1 | SPECIALTY ANALOG CIRCUIT, PBGA8 |
| PCF1252-9TD-T | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC33991DH/R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Gauge Driver Integrated Circuit |
| PC33991FS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Products PC33991FS Fact Sheet |
| PC33991R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Gauge Driver Integrated Circuit |
| PC33996EK/R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Output Switch with SPI Control |
| PC33997 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。