
ANALOG INTEGRATED CIRCUIT DEVICE DATA
33879
13
SYSTEM/APPLICATION INFORMATION
FUNCTIONAL PIN DESCRIPTION
CS Pin
The system MCU selects the 33879 to communicate with
through the use of the CS pin. Logic low on CS enables the data
output (DO) driver and allows data to be transferred from the
MCU to the 33879 and vice versa. Data clocked into the 33879
is acted upon on the rising edge of CS.
To avoid any spurious data, it is essential the high-to-low
transition of the CS signal occur only when SCLK is in a logic
low state.
SCLK Pin
The SCLK pin clocks the internal shift registers of the 33879.
The serial data input (DI) pin is latched into the input shift
register on the falling edge of the SCLK. The serial data output
(DO) pin shifts data out of the shift register on the rising edge of
the SCLK signal. False clocking of the shift register must be
avoided to ensure validity of data. It is essential that the SCLK
pin be in a logic low state when the chip select (CS) pin makes
any transition. For this reason, it is recommended the SCLK pin
is commanded to a logic low state when the device is not
accessed (CS in logic high state). With CS in a logic high state,
signals present on SCLK and DI are ignored and the DO output
is tri-state.
DI Pin
The DI pin is used for serial instruction data input. DI
information is latched into the input register on the falling edge
of SCLK. A logic high state present on DI will program a specific
output on. The specific output will turn on with the rising edge of
the CS signal. Conversely, a logic low state present on the DI
pin will program the output off. The specific output will turn off
with the rising edge of the CS signal. To program the eight
outputs and Open Load Detect Current on or off, send the DI
data beginning with the Open Load Detect Current bits,
followed by output eight, output seven, and so on to output one.
For each falling edge of the SCLK while CS is logic low, a data
bit instruction (on or off) is loaded into the shift register per the
data bit DI state. Sixteen bits of entered information is required
to fill the input shift register.
DO Pin
The serial data output (DO) pin is the output from the shift
register. The DO pin remains tri-state until the CS pin is in a
logic low state. All faults on the 33879 device are reported as
logic [1] through the DO data pin. Regardless of the
configuration of the driver, open loads and shorted loads are
reported as logic [1]. Conversely, normal operating outputs with
non-faulted loads are reported as logic [0]. Outputs
programmed with Open Load Detect Current disabled will
report logic [0] in the off state. The first eight positive transitions
of SCLK will report logic [0] followed by the status of the eight
output drivers. The DI/DO shifting of data follows a first-in-first-
out protocol with both input and output words transferring the
most significant bit (MSB) first.
EN Pin
The EN pin on the 33879 enables the device. With the enable
pin high, output drivers may be activated, open/short fault
detection performed and reported. With the enable pin low, all
outputs become inactive, Open Load Detect Current disabled,
and the device enters sleep mode. The 33879 device will
perform Power-ON Reset on rising edge of the enable signal.
IN5 and IN6 Pins
The IN5 and IN6 command inputs allow outputs five and six
to be used in PWM applications. The IN5 and IN6 pins are
OR-ed with the Serial Peripheral Interface (SPI) command input
bits. For SPI control of outputs five and six, the IN5 and IN6 pins
should be grounded or held low by the microprocessor. When
using IN5 or IN6 to PWM the output, the control SPI bit must be
logic [0]. Maximum PWM frequency for each output is 2.0 kHz.
VDD Pin
The VDD input pin is used to determine logic levels on the
microprocessor interface (SPI) pins. Current from VDD is used
to drive DO output and the pull-up current for CS. VDD must be
applied for normal mode operation. The 33879 device will
perform Power-ON Reset with the application of VDD.
VPWR Pin
VPWR pin is battery input and Power-ON Reset to the 33879
IC. The VPWR pin has internal reverse battery protection. All
internal logic current is provided from the VPWR pin. The 33879
device will perform Power-ON Reset with the application of
VPWR.
D1–D8 Pins
The D1 to D8 pins are the open-drain outputs of the 33879.
For high-side drive configurations, the drain pins are connected
to battery supply. In low-side drive configurations, the drain pins
are connected to the low side of the load. All outputs may be
configured individually as desired. When configured as low-side
drive, the 33879 limits the positive inductive transient to 45 V.
S1–S8 Pins
The S1 to S8 pins are the source outputs of the 33879. For
high-side drive configurations, the source pins are connected
directly to the load. In low-side drive configurations, the source
is connected to ground. All outputs may be configured
individually as desired. When high-side drive is used, the 33879
will limit the negative inductive transient to negative 20 V.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.