- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369945 > PA7540SI-15 PA7540 PEEL Array? Programmable Electrically Erasable Logic Array PDF資料下載
參數(shù)資料
| 型號： | PA7540SI-15 |
| 英文描述： | PA7540 PEEL Array? Programmable Electrically Erasable Logic Array |
| 中文描述： | PA7540果皮陣列？電可擦除可編程邏輯陣列 |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 239K |
| 代理商： | PA7540SI-15 |
4
04-02-051B
I/O with
independent
output enable
I/O
Q
D
Input with optional
register/latch
A
B
C
D
1
2
OE
D
Q
08-14-008A
Figure 8. LCC & IOC With Two Outputs
Global Cells
The global cells, shown in Figure 9, are used to direct
global clock signals and/or control terms to the LCCs and
IOCs. The global cells allow a clock to be selected from the
CLK1 pin, CLK2 pin, or a product term from the logic array
(PCLK). They also provide polarity control for IOC clocks
enabling
rising
or
falling
registers/latches. Note that each individual LCC clock has
its own polarity control. The global cell includes sum-of-
products control terms for global reset and preset, and a
fast product term control for LCC register-type, used to
save product terms for loadable counters and state
machines (see Figure 10). The PA7540 provides two
global cells that divides the LCC and IOCs into two groups,
A and B. Half of the LCCs and IOCs use global cell A, half
use global cell B. This means, for instance, two high-speed
global clocks can be used among the LCCs.
clock
edges
for
input
Global Cell: LCC & IOC
MUX
MUX
CLK1
CLK2
PCLK
Reg-Type
Preset
Reset
LCC Resets
LCC Presets
LCC Reg-Type
IOC Clocks
LCC Clocks
Group A & B
08-14-009A
Figure 9. Global Cells
Register Type Change Feature
Global Cell can dynamically change user-
selected LCC registers from D to T or from D
to JK. This saves product terms for loadable
counters or state machines. Use as D register
to load, use as T or JK to count. Timing allows
dynamic operation.
T
R
P
Q
D
R
P
Q
Reg-Type from Global Cell
Example:
Product terms for 10 bit loadable binary counter
D uses 57 product terms (47 count, 10 load)
T uses 30 product terms (10 count, 20 load)
D/T uses 20 product terms (10 count, 10 load)
08-14-010A
Figure 10. Register Type Change Feature
PEEL Array Development Support
Development support for PEEL Arrays is provided by
Anachip and manufacturers of popular development tools.
Anachip offers the powerful WinPLACE Development
Software (free to qualified PLD designers).
The PLACE software includes an architectural editor, logic
compiler, waveform simulator, documentation utility and a
programmer interface. The PLACE editor graphically
illustrates and controls the PEEL Array’s architecture,
making the overall design easy to understand, while
allowing the effectiveness of boolean logic equations, state
machine design and truth table entry. The PLACE compiler
performs logic transformation and reduction, making it
possible to specify equations in almost any fashion and fit
the most logic possible in every design. PLACE also
provides a multi-level logic simulator allowing external and
internal signals to be simulated and analyzed via a
waveform display.(See Figures 10a-c)
PEEL Array development is also supported by popular
development tools, such as ABEL via Anachip’s PEEL
Array fitters. A special smart translator utility adds the
capability to directly convert JEDEC files for other devices
into equivalent JEDEC files for pin-compatible PEEL
Arrays.
Programming
PEEL Arrays are EE-reprogrammable in all package
types, plastic-DIP, PLCC and SOIC. This makes them an
ideal development vehicle for the lab. EE -
reprogrammability is also useful for production, allowing
unexpected changes to be made quickly and without
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PA83A | HIGH VOLTAGE POWER OPERATIONAL AMPLIFIERS |
| PA886C02 | SCHOTTKY BARRIER DIODE |
| PA905C4 | LOW LOSS SUPER HIGH SPEED RECTIFIER |
| PA905C6 | LOW LOSS SUPER HIGH SPEED RECTIFIER |
| PA98 | HIGH VOLTAGE POWER OPERATIONAL AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PA7540SI-15L | 功能描述:EEPLD - 電子擦除可編程邏輯設(shè)備 2 Input 20 I/O 15ns RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-20 |
| PA756-68Z | 功能描述:插座和適配器 PLCC68-DIP40 RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
| PA7572 | 制造商:ANACHIP 制造商全稱:Anachip Corp 功能描述:Programmable Electrically Erasable Logic Array |
| PA7572F-20 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 14 INP 24 I/O 20ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| PA7572F-20L | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 14 Input 24 I/O 20ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。