參數(shù)資料
型號(hào): P89CE558EBB
廠(chǎng)商: NXP SEMICONDUCTORS
元件分類(lèi): 微控制器/微處理器
英文描述: Single-chip 8-bit microcontroller
中文描述: 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80
文件頁(yè)數(shù): 42/72頁(yè)
文件大?。?/td> 721K
代理商: P89CE558EBB
Philips Semiconductors
Preliminary specification
P83CE558/P80CE558/P89CE558
Single-chip 8-bit microcontroller
1996 Aug 06
42
Clock
Gen.
Interrupts,
Serial
Ports,
T0, T1, T3
XTAL4
XTAL3
Figure 40. Idle and Power Down Hardware for Clock Generation
XTAL1
XTAL2
3.5 to
16 MHz
Osc
f
CLK
CPU
T2
ADC
PWM
32 kHz
PLL
Osc
Seconds timer
PD
IDL
SELXTAL1
Figure 41. Wake-up by interrupt
INT0
INT1
set External Interrupt latch
INT0 : 2 cycles
INT1 : 1 cycle
Internal timing stopped
C1
C1
C1
C2
Power-down Mode
Idle Mode
LCALL
oscillator stopped
oscillator start_up
interrupts are polled
Interrupt routine
> 10 ms
> 560 ms
> 10 ms
XTAL1,2
32 kHz oscillator stopped
running
6.11.1
The modes Idle and Power-down are activated by software via the
Special Function Register PCON. Its hardware address is 87H.
PCON is not bit addressable. The reset value of PCON is
(00000000).
Power Control Register
6.11.2
The instruction that sets PCON.0 is the last instruction executed in
the normal operating mode before Idle Mode is activated. Once in
the Idle Mode, the CPU status is preserved in its entirety: the Stack
Pointer, Program Counter, Program Status Word, Accumulator, RAM
and all other registers maintain their data during Idle Mode. The
status of external pins during Idle Mode is shown in Table 40.
Idle Mode
There are three ways to terminate the Idle Mode:
Activation of any enabled interrupt X0, T0, X1, SEC, T1, S0 or S1
will cause PCON.0 to be cleared by hardware terminating Idle Mode
but only, if there is no interrupt in service with the same or higher
priority. The interrupt is serviced, and following return from interrupt
instruction RETI, the next instruction to be executed will be the one
which follows the instruction that wrote a logic 1 to PCON.0.
The flag bits GF0 and GF1 may be used to determine whether the
interrupt was received during normal execution or during Idle Mode.
For example, the instruction that writes to PCON.0 can also set or
clear one or both flag bits. When Idle Mode is terminated by an
interrupt, the service routine can examine the status of the flag bits.
The second way of terminating the Idle Mode is with an external
hardware reset. Since the oscillator is still running, the hardware
reset is required to be active for two machine cycles (24 HF
oscillator periods) to complete the reset operation if the HF oscillator
is selected.
When the PLL oscillator is selected a hardware reset of > 1
μ
sec
(but no longer than 10 ms) is required and the microcontroller will
typically restart within 63 msec after the reset has finished.
The third way of terminating the Idle Mode is by internal watchdog
reset. The microcontroller restarts after 3 machine cycles in all
cases.
相關(guān)PDF資料
PDF描述
P89CE558EFB Single-chip 8-bit microcontroller
P80CE558 Single-chip 8-bit microcontroller(8位單片微控制器)
P80CE558EBB Single-chip 8-bit microcontroller
P80CE558EFB Single-chip 8-bit microcontroller
P89LPC901 8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P89CE558EFB 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller
P89CV51RB2 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 64 kB flash microcontroller with 1 kB RAM, SPI, 6-clock CPU with 6/12-clock peripherals
P89CV51RB2_09 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 64 kB flash microcontroller with 1 kB RAM, SPI, 6-clock CPU with 6/12-clock peripherals
P89CV51RB2BBC,557 制造商:NXP Semiconductors 功能描述:
P89CV51RB2FA 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 64 kB flash microcontroller with 1 kB RAM, SPI, 6-clock CPU with 6/12-clock peripherals