- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367729 > P87C592EFA (NXP SEMICONDUCTORS) 8-bit microcontroller with on-chip CAN PDF資料下載
參數(shù)資料
| 型號(hào)： | P87C592EFA |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-bit microcontroller with on-chip CAN |
| 中文描述： | 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQCC68 |
| 文件頁數(shù)： | 53/108頁 |
| 文件大?。?/td> | 650K |
| 代理商： | P87C592EFA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
1996 Jun 27
53
Philips Semiconductors
Product specification
8-bit microcontroller with on-chip CAN
P8xC592
13.5.19.3 Time Segment 2 (TSEG2)
This time segment provides:
Additional time at the sample point for calculation of the
subsequent bit levels (e.g. arbitration)
Synchronization buffer segment directly after the
sample point.
TSEG2 is programmable from 1 to 8 system clock cycles
(see Section 13.5.10).
13.5.19.4 Synchronisation Jump Width (SJW)
SJW defines the maximum number of clock cycles (t
SCL
) a
period may be reduced or increased by one
resynchronization. SJW is programmable from 1 to 4
system clock cycles, see Section 13.5.2.
13.5.19.5 Propagation Delay Time (t
prop
)
The Propagation Delay Time is:
t
prop
2
physical bus delay
input comparator delay
output driver delay
+
t
prop
is rounded up to the nearest multiple of t
SCL
.
13.5.19.6 Bit Timing Restrictions
Restrictions on the configuration of the bit timing are based
on internal processing. The restrictions are:
t
TSEG2
≥
2t
SCL
t
TSEG2
≥
t
SJW
t
TSEG1
≥
t
SEG2
t
TSEG1
≥
t
SJW
+ t
prop
.
The three sample mode (SAM = HIGH) has the effect of
introducing a delay of one system clock cycle on the
bus-line. This must be taken into account for the correct
calculation of TSEG1 and TSEG2:
t
TSEG1
≥
t
SJW
+ t
prop
+ 2t
SCL
t
TSEG2
≥
3t
SCL
.
13.5.20 S
YNCHRONIZATION
Synchronization is performed by a state machine which
compares the incoming edge with its actual bit timing and
adapts the bit timing by hard synchronization or
resynchronization.
+
(
)
×
.
=
This type of synchronization occurs only at the beginning
of a message.
The CAN-controller synchronizes on the first incoming
recessive-to-dominant edge of a message (being the
leading edge of a message's Start-Of-Frame bit;
see Section 13.6.2.
Resynchronization occurs during the transmission of a
message's bit stream to compensate for:
Variations in individual CAN-controller oscillator
frequencies
Changes introduced by switching from one transmitter
to another (e.g. during arbitration).
As a result of resynchronization either t
TSEG1
may be
increased by up to a maximum of t
SJW
or t
TSEG2
may be
decreased by up to a maximum of t
SJW
:
t
TSEG1
≤
t
SCL
[(TSEG1 + 1) + (SJW + 1)]
t
TSEG2
≥
t
SCL
[(TSEG2 + 1)
(SJW + 1)].
TSEG1, TSEG2 and SJW are the programmed numerical
values.
The phase error (e) of an edge is given by the position of
the edge relative to SYNCSEG, measured in system clock
cycles (t
SCL
).
The value of the phase error is defined as:
e = 0, if the edge occurs within SYNCSEG
e
>
0, if the edge occurs within TSEG1
e
<
0, if the edge occurs within TSEG2.
The effect of resynchronization is:
The same as that of a hard synchronization, if the
magnitude of the phase error (e) is less or equal to the
programmed value of t
SJW
To increase a bit period by the amount of t
SJW
, if the
phase error is positive and the magnitude of the phase
error is larger than t
SJW
To decrease a bit period by the amount of t
SJW
, if the
phase error is negative and the magnitude of the phase
error is larger than t
SJW
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P8xC592 | 8-bit microcontroller with on-chip CAN |
| P83C652EBAA | CMOS single-chip 8-bit microcontrollers |
| P83C652EHBB | CMOS single-chip 8-bit microcontrollers |
| P80C652EHBB | CMOS single-chip 8-bit microcontroller |
| P83C652FFP | CMOS single-chip 8-bit microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P87C654X2BBD,157 | 功能描述:8位微控制器 -MCU 16K/256 OTP 12/6 CLK I2C LQFP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P87C654X2FA | 制造商:NXP Semiconductors 功能描述:P87C654X2FA 8bit microcontroller,33MHz |
| P87C654X2FA,529 | 功能描述:8位微控制器 -MCU 16K/256 OTP 12/6 CLK RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P87C654X2FA-S | 功能描述:8位微控制器 -MCU 16K/256 OTP 12/6 CLK I2C PLCC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P87C660X2BBD | 功能描述:8位微控制器 -MCU 16K/512 OTP 12/6 CLK I2C PCA RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。