參數(shù)資料
型號(hào): P87C055
廠商: NXP Semiconductors N.V.
英文描述: Microcontrollers for TV and video MTV
中文描述: 電視和視頻微控制器MTV
文件頁數(shù): 24/40頁
文件大?。?/td> 243K
代理商: P87C055
1996 Mar 22
24
Philips Semiconductors
Product specification
Microcontrollers for TV and video (MTV)
83C145; 83C845
83C055; 87C055
Table 28
Shadowing modes determined by bits SHM2 to SHM0 (register OSMOD) and Sh (register OSAT)
Note
1.
The mode names are based on the position of an apparent light source, ranging from the lower left (South-west)
clockwise to the lower right (South-east); see Fig.8.
13.9
OSD Control Register OSORG
Table 29
OSD Control Register OSORG (address C2H)
Table 30
Description of OSORG bits (note 1)
Notes
1.
Neither the Hstart nor Vstart parameter is affected by the D line attribute that is used to display double-sized
characters.
Counting variations in Wc, there may be 17 to 143 VCLK clock cycles from the end of HSYNC to the start of the first
character of each row.
Subsequent character rows occur directly below the first, such that the last scan line of one row is directly followed
by the first scan line of the next row. Successive New Line characters (with or without the Short Row designation)
can be used to vertically separate text rows on the screen.
2.
3.
SHM2
SHM1
SHM0
Sh
SHADOWING MODE
(1)
0
0
0
0
1
1
1
1
X
0
0
1
1
0
0
1
1
X
0
1
0
1
0
1
0
1
X
1
1
1
1
1
1
1
1
0
South-west
West
North-west
North
North-east
East
South-east
Full surround
No Shadowing
7
6
5
4
3
2
1
0
HS4
HS3
HS2
HS1
HS0
VS2
VS1
VS0
BIT
SYMBOL
DESCRIPTION
7 to 3
HS4 to HS0
HStart field; defines the horizontal start position of all the on-screen character rows, as
approximately a multiple of 4 VCLK clock cycles. Active display begins after the trailing
edge of HSYNC at the position:
Where (HStart) is the decimal value of bits (HS4 to HS0); note 2.
VStart field; defines the vertical start position of the first on-screen character row, as
approximately a multiple of 4 HSYNC pulses. Active display begins after the field’s time
reference point (a range of 3 to 31)at the position:
2 to 0
VS2 to VS0
Where (VStart) is the decimal value of bits (VS2 to VS0); note 3.
HP
4
HStart
(
)
×
1
+
[
]
VCLK clock cycle
×
one single-sized character width
(
)
+
=
VP
4
VStart
(
)
×
1
[
]
HSYNC pulses
×
=
相關(guān)PDF資料
PDF描述
P87C055BBP Microcontrollers for TV and video MTV
P83C055BBP Microcontrollers for TV and video MTV
P83C145BBP MICRO 21 F SOD
P83C851FBA CMOS single-chip 8-bit microcontroller with on-chip EEPROM
P80C851IBA CMOS single-chip 8-bit microcontroller with on-chip EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P87C055BBNB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
P87C055BBP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for TV and video MTV
P87C151SA 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE CHMOS MICROCONTROLLER
P87C151SB 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE CHMOS MICROCONTROLLER
P87C251SA16 功能描述:IC MCU 8-BIT 8K 16MHZ OTP 40-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:87C 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND