- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367732 > P87C055 (NXP Semiconductors N.V.) Microcontrollers for TV and video MTV PDF資料下載
參數(shù)資料
| 型號： | P87C055 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Microcontrollers for TV and video MTV |
| 中文描述： | 電視和視頻微控制器MTV |
| 文件頁數(shù)： | 22/40頁 |
| 文件大?。?/td> | 243K |
| 代理商： | P87C055 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
1996 Mar 22
22
Philips Semiconductors
Product specification
Microcontrollers for TV and video (MTV)
83C145; 83C845
83C055; 87C055
13.7
OSD Control Register OSCON
Table 23
OSD Control Register OSCON (address C0H)
Table 24
Description of OSCON bits (see note 1)
Note
1.
It is theoretically possible that a VSYNC interrupt could be missed, or an extra one generated, if OSCON is read,
then modified internally (e.g. in ACC), and the result written back to OSCON. However, none of the other bits in
OSCON are reasonable candidates for dynamic change. Special provisions are included in the 83C055 logic so that
IV will not be changed by a single ‘read-modify-write’ instruction such as SETB or CLR, unless the instruction
specifically changes IV.
7
6
5
4
3
2
1
0
IV
Pv
Lv
Ph
Pc
Po
DH
BFe
BIT
SYMBOL
DESCRIPTION
7
IV
Interrupt flag for the OSD feature. Bit IV is set by the leading edge of the VSYNC pulse,
and is cleared by the hardware when the VSYNC interrupt routine is vectored to. It can
also be set or cleared by software writing a logic 1 or logic 0 to this bit.
Pv defines the active VSYNC input polarity. If Pv = 0, then VSYNC input is active HIGH;
if Pv = 1, then VSYNC input is active LOW.
One effect of bit Pv is that the VID2 to VID0 and VCTRL outputs are blocked (held at
black/inactive) during the active time of VSYNC. The IV bit is set on the leading edge of
the VSYNC pulse; thus Pv controls whether the OSD interrupt occurs in response to a
HIGH-to-LOW or LOW-to-HIGH transition on VSYNC.
Lv defines the active edge of VSYNC. The active edge (leading or trailing) of VSYNC
(as defined by Pv), clears the state counter which determines the vertical start of on
screen data. Time reference for the video field is the leading edge of VSYNC, if Lv = 0,
or the trailing edge of VSYNC, if Lv = 1.
Ph defines the active HSYNC input polarity. If Ph = 0, then HSYNC input is active HIGH;
if Ph = 1, then HSYNC input is active LOW.
Pc defines the active VCTRL output polarity; VCTRL output active means: show the
colour on VID2 to VID0. If Pc = 0, then VCTRL output is active HIGH; If Pc = 1, then
VCTRL output is active LOW.
Po defines the VID2 to VID0 outputs polarity; bit is needed only because the Shadowing
feature needs to generate black pixels without reference to a register value. Internally,
the 3-bit code ‘000B’ always designates black.
If Po = 0, a logic 0 internal to the 83C055 corresponds to a LOW on one of the
VID2 to VID0 pins.
If Po = 1, a logic 1 internal to the 83C055 corresponds to a LOW on one of the
VID2 to VID0 pins.
If DH = 1, character sizes are doubled vertically but not horizontally. This feature allows
the 83C055 to be used in ‘improved definition’ systems that are not interlaced.
The vertical doubling imposed by DH does not affect the VStart logic as described in
Table 30; it operates in HSync units regardless of DH or D.
Background/Foreground enable; output BF. If BFe = 1, then the BF output tracks
whether each bit in displayed characters is a Foreground bit (LOW), or a Background bit
(HIGH). If BFe = 0, then the BF pin remains HIGH.
6
Pv
5
Lv
4
Ph
3
Pc
2
Po
1
DH
0
BFe
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P87C055BBP | Microcontrollers for TV and video MTV |
| P83C055BBP | Microcontrollers for TV and video MTV |
| P83C145BBP | MICRO 21 F SOD |
| P83C851FBA | CMOS single-chip 8-bit microcontroller with on-chip EEPROM |
| P80C851IBA | CMOS single-chip 8-bit microcontroller with on-chip EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P87C055BBNB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| P87C055BBP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for TV and video MTV |
| P87C151SA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE CHMOS MICROCONTROLLER |
| P87C151SB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH-PERFORMANCE CHMOS MICROCONTROLLER |
| P87C251SA16 | 功能描述:IC MCU 8-BIT 8K 16MHZ OTP 40-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:87C 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C，IrDA，LIN，SPI，UART/USART 外圍設(shè)備:DMA，PDR，POR，PVD，PWM，溫度傳感器，WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN，36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。