參數(shù)資料
型號(hào)： P83C661X2
英文描述： 80C51 8-bit microcontroller family 16KB OTP/ROM. 512B RAM low voltage (2.7 to 5.5 V). low power. high speed (30/33 MHZ). two 400KB I2C interfaces
中文描述： 80C51的8位單片機(jī)系列16KB的檢察官辦公室/光盤。 512B RAM的低電壓（2.7至5.5 V）。低功耗。高速（三十三分之三十兆赫）。 2 400KB I2C接口
文件頁數(shù)： 87/102頁
文件大?。?/td> 568K
代理商： P83C661X2
Philips Semiconductors
Product data
P8xC660X2/661X2
80C51 8-bit microcontroller family
16 KB OTP/ROM, 512B
RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33
MHz), two 400KB I
2
C interfaces
2003 Oct 02
87
I
2
C-BUS INTERFACE TIMING (5 V, 3.5 MHZ TO 16 MHZ) NOT TESTED, GUARANTEED BY DESIGN
All values referred to V
IH(min)
and V
IL(max)
levels; see Figure TBD
Symbol
Figure
Parameter
I
2
C-BUS
STANDARD MODE
MIN
Unit
FAST MODE
MIN
MAX
MAX
f
SCL
t
BUF
SCL clock frequency
Bus free time between a STOP and START
condition
Hold time (repeated) START condition. After this
period, the first clock pulse is generated
LOW period of the SCL clock
High period of the SCL clock
Set-up time for a repeated START condition
Data hold time:
– for CBUS compatible masters (notes 1, 3)
– for I
2
C–bus devices (notes 1, 2)
Data set-up time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Set-up time for STOP condition
Capacitive load for each bus line
Pulse width of spikes which must be suppressed
by the input filter
0
4.7
100
–
0
1.3
400
–
kHz
μ
s
t
HD; STA
4.0
–
0.6
–
μ
s
t
LOW
t
HIGH
t
SU; STA
t
HD;DAT
4.7
4.0
4.7
–
–
–
1.3
0.6
0.6
–
–
–
μ
s
μ
s
μ
s
μ
s
5.0
0
–
–
–
0
–
0.9
t
SU;DAT
t
FD
, t
FC
t
FD
, t
FC
t
SU; STO
C
b
t
SP
250
–
–
4.0
–
–
–
1000
300
–
400
–
100
3
20 + 0.1 c
b4
–
300
ns
ns
0.6
–
0
–
400
50
μ
s
pF
ns
NOTES:
1. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V
IHmin
of the SCL signal) in order to bridge
the undefined region of the falling edge of SCL.
2. The maximum t
has only to be met if the device does not stretch the LOW period (t
of the SCL signal.
3. A fast mode I
2
C-bus device can be used in a standard mode I
2
C-bus system, but the requirement t
> 250 ns must then be met. This
will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period
of the SCL signal, it must output the next data bit to the SDA line t
R(max)
+ t
SU<DAT
= 1000 + 250 = 1250 ns (according to the standard-mode
I
2
C-bus specification) before the SCL line is released.
4. C
b
= total capacitance of one bus line in pF.
相關(guān)PDF資料
PDF描述
P83C660X2 80C51 8-bit microcontroller family 16KB OTP/ROM. 512B RAM low voltage (2.7 to 5.5 V). low power. high speed (30/33 MHZ). two 400KB I2C interfaces
P87C660X2 80C51 8-bit microcontroller family 16KB OTP/ROM. 512B RAM low voltage (2.7 to 5.5 V). low power. high speed (30/33 MHZ). two 400KB I2C interfaces
P87C661X2 80C51 8-bit microcontroller family 16KB OTP/ROM. 512B RAM low voltage (2.7 to 5.5 V). low power. high speed (30/33 MHZ). two 400KB I2C interfaces
P83C748EBPN 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count
P83C748EBAA 80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P83C661X2BBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family
P83C661X2FA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family
P83C748EBAA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count
P83C748EBDDB 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count
P83C748EBPN 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 2K/64 OTP/ROM, low pin count
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*