參數(shù)資料
型號(hào): P83C654X2
廠商: NXP Semiconductors N.V.
英文描述: 80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)
中文描述: 80C51的8位單片機(jī)系列16kB的檢察官辦公室/光盤,256B的RAM,低電壓(2.7至5.5 V),低功耗,高速(三十三分之三十〇兆赫)
文件頁(yè)數(shù): 61/88頁(yè)
文件大?。?/td> 497K
代理商: P83C654X2
Philips Semiconductors
Product data
P83C654X2/P87C654X2
80C51 8-bit microcontroller family
16 kB OTP/ROM,
256B RAM, low voltage (2.7 to 5.5 V), low power, high speed
(30/33 MHz)
2004 Apr 20
61
Interrupt Priority Structure
The P8xC654X2 has an 8 source four-level interrupt structure (see
Table 14).
There are four SFRs associated with the four-level interrupt. They
are IE, IEN1, IP, and IPH. The IPH (Interrupt Priority High) register
makes the four-level interrupt structure possible. The IPH is located
at SFR address B7H. The structure of the IPH register and a
description of its bits is shown in Figure 38.
The function of the IPH SFR, when combined with the IP SFR,
determines the priority of each interrupt. The priority of each
interrupt is determined as shown in the following table:
PRIORITY BITS
INTERRUPT PRIORITY LEVEL
IPH.x
IP.x
0
0
Level 0 (lowest priority)
0
1
Level 1
1
0
Level 2
1
1
Level 3 (highest priority)
Table 14.
Interrupt Table
SOURCE
POLLING PRIORITY
REQUEST BITS
HARDWARE CLEAR
N (L)
1
VECTOR ADDRESS
X0
1
IE0
Y (T)
2
03H
SI01 (I2C)
2
N
2BH
T0
3
TP0
Y
0BH
X1
4
IE1
N (L)
Y (T)
13H
T1
5
TF1
Y
1BH
SP
6
RI, TI
N
23H
T2
7
TF2, EXF2
N
3BH
NOTES:
1. L = Level activated
2. T = Transition activated
The priority scheme for servicing the interrupts is the same as that
for the 80C51, except there are four interrupt levels rather than two
as on the 80C51. An interrupt will be serviced as long as an interrupt
of equal or higher priority is not already being serviced. If an
interrupt of equal or higher level priority is being serviced, the new
interrupt will wait until it is finished before being serviced. If a lower
priority level interrupt is being serviced, it will be stopped and the
new interrupt serviced. When the new interrupt is finished, the lower
priority level interrupt that was stopped will be completed.
EX0
IE (0A8H)
Enable Bit = 1 enables the interrupt.
Enable Bit = 0 disables it.
BIT
IE.7
SYMBOL
EA
FUNCTION
Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually
enabled or disabled by setting or clearing its enable bit.
Timer 2 interrupt enable bit.
Serial Port interrupt enable bit.
Timer 1 interrupt enable bit.
External interrupt 1 enable bit.
Timer 0 interrupt enable bit.
External interrupt 0 enable bit.
IE.6
IE.5
IE.4
IE.3
IE.2
IE.1
IE.0
ET2
ES
ET1
EX1
ET0
EX0
SU01745
ET0
EX1
ET1
ES
ET2
EA
0
1
2
3
4
5
6
7
Figure 36. IE Registers
相關(guān)PDF資料
PDF描述
P83C654EFP CONN HEADER 11POS SGL PCB 30GOLD
P83C654EFPN CONN HEADER 13POS SGL PCB 30GOLD
P83C654EHA CMOS single-chip 8-bit microcontroller
P83C654EHAA CMOS single-chip 8-bit microcontroller
P83C654EHB CMOS single-chip 8-bit microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P83C654X2BBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)
P83C654X2FA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 16 kB OTP/ROM, 256B RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)
P83C654X2FBD/CV710 功能描述:8位微控制器 -MCU P83C654X2FBD/LQFP44/TRAYBM//CV RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
P83C660X2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:80C51 8-bit microcontroller family 16KB OTP/ROM. 512B RAM low voltage (2.7 to 5.5 V). low power. high speed (30/33 MHZ). two 400KB I2C interfaces
P83C660X2BBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family