參數(shù)資料
型號： P83C380
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器)
中文描述： 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDIP42
封裝： 0.600 INCH, PLASTIC, SOT-270-1, SDIP-42
文件頁數(shù)： 45/84頁
文件大?。?/td> 420K
代理商： P83C380
1997 Dec 12
45
Philips Semiconductors
Product specification
Microcontrollers for monitors with DDC
interface, auto-sync detection and sync proc.
P83Cx80; P87C380
17.2
Host type detection
The detection procedure conforms to the sequences
proposed by “VESA Monitor Display Data Channel (DDC)
specification” The monitor needs to determine the type of
host system:
DDC1 or OLD type host
DDC2B host (host is master, monitor is always slave)
DDC2B+/DDC2AB (ACCESS.bus) host.
The sequence of detection is described in the flow chart
illustrated in Fig.24.
The monitor where P83C880 resides is always both DDC1
and DDC2 compatible with DDC2 having the higher
priority. The display (i.e. P83C880) shall start transmitting
DDC1 signals whenever it is switched on and VSYNC is
applied to it from the host for the first time. The display
shall switch to DDC2 within 3 system clocks as soon as it
sees a HIGH-to-LOW transition on the clock line (SCL),
indicating that there are both DDC2 devices connected to
the bus. Under that condition, the Mode flag M0 will be
changed from the default setting logic 0 to logic 1.
Accordingly, the interrupt will be invoked by setting flag
SWH_int (DDCCON.1) as HIGH (this flag must be cleared
by the interrupt service routine). This procedure will cause
a transmission error. However, both the display and the
host shall have error detection and a method to recover
from the temporary transmission errors.
Figure 24 illustrates the concept and interaction between
the monitor and the host. After power-on, the DDC1enable
bit (DDCCON.2) is set by software, setting the monitor as
a DDC1 device. Therefore, the Mode flag M0, is set as
logic 0. Following VSYNC as clock, the monitor (i.e.
P83C880) will transmit EDID data stream to the host.
However, if DDC2 clock (SCL clock) is present, the
monitor will be switched to DDC2B device with the Mode
flags setting as logic 1. Software will determine whether it
is a DDC2B, DDC2B+, or DDC2AB protocol.
相關(guān)PDF資料
PDF描述
P87C380 Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器)
P83C880 Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器)
P83C180 Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器)
P83C370AAR Microcontrollers for PAL/SECAM TV with OSD and VST(帶 OSD和 VST的在PAL/SECAM TV中應(yīng)用的微控制器)
P83C570AAR Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P83C434 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with LCD-driver
P83C434CFP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with LCD-driver
P83C453EBAA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 8K/256 OTP/ROM, expanded I/O
P83C453EFAA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers
P83C504GBA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*