- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367723 > P80C591SFA (NXP SEMICONDUCTORS) Single-chip 8-bit microcontroller with CAN controller PDF資料下載
參數(shù)資料
| 型號： | P80C591SFA |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-chip 8-bit microcontroller with CAN controller |
| 中文描述： | 8-BIT, 16 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, SOT-187-2, LCC-44 |
| 文件頁數(shù)： | 144/161頁 |
| 文件大?。?/td> | 588K |
| 代理商： | P80C591SFA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁當(dāng)前第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
1999 Aug 19
144
Philips Semiconductors
Objective Specification
Single-chip 8-bit microcontroller with CAN controller
P8xC591
Notes to the DC characteristics
1.
8-bit mode
2.
See Figures 62 through 66 for I
DD
test conditions.
3.
The operating supply current is measured with all output pins disconnected; XTAL1 driven with
t
r
= t
f
= 10 ns; V
IL
= V
SS
+ 0.5 V; V
IH
= V
DD
0.5 V; XTAL2 not connected; EA = RST = Port 0 = V
DD
.
4.
The Idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t
r
= t
f
= 10 ns;
V
IL
= V
SS
+ 0.5 V; V
IH
= V
DD
0.5 V; XTAL2 not connected; Port 0 = V
DD
; EA = RST = V
SS
.
5.
The Power-down current is measured with all output pins disconnected; XTAL2 not connected;
Port 0 = V
DD
; EA = RST = XTAL1 = V
SS
.
6.
The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I
2
C specification, so an input voltage below 1.5 V will
be recognized as a logic 0 while an input voltage above 3.0 V will be recognized as a logic 1.
7.
Pins of Port 1 (except P1.6, P1.7), 2 and 3 source a transition current when they are being externally driven from
HIGH to LOW. The transition current reaches its maximum value when V
IN
is approximately 2 V.
8.
Capacitive loading on Ports 0 and 2 may cause spurious noise to be superimposed on the V
OL
of ALE and
Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these
pins make HIGH-to-LOW transitions during bus operations. In the worst cases (capacitive loading > 100pF), the
noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt
Trigger, or use an address latch with a Schmitt Trigger STROBE input. I
OL
can exceed these conditions provided that
no single outputs sinks more than 5 mA and no more than two outputs exceed in the test conditions.
9.
Capacitive loading on Ports 0 and 2 may cause the V
OH
on ALE and PSEN to momentarily fall below the 0.9 V
DD
specification when the address bits are stabilizing.
10. Conditions: AV
SS
= 0 V; V
DD
= 5.0 V. Measurement by continuous conversion of AV
IN
=
20 mV to 5.12 V in steps
of 0.5 mV, derivating parameters from collected conversion results of ADC. AV
REF+
(P8xC591) = 4.977 V, ADC is
monotonic with not missing codes.
11. The differential non-linearity (D
Le
) is the difference between the actual step width and the ideal step width (see
Fig.54).
12. The ADC is monotonic; there are no missing codes.
13. The integral non-linearity (I
Le
) is the peak difference between the centre of the steps of the actual and the ideal
transfer curve after appropriate adjustment of gain and offset error (see Fig.54).
14. The offset error (OS
e
) is the absolute difference between the straight line which fits the actual transfer curve (after
removing gain error), and a straight line which fits the ideal transfer curve (see Fig.54).
15. The gain error (G
e
) is the relative difference in percent between the straight line fitting the actual transfer curve (after
removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point
on the transfer curve (see Fig.54).
16. The absolute voltage error (A
e
) is the maximum difference between the centre of the steps of the actual transfer curve
of the non-calibrated ADC and the ideal transfer curve.
17. This should be considered when both analog and digital signals are simultaneously input to Port 1.
18. The parameter is guaranteed by design and characterized, but is not production tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C591VFB | Single-chip 8-bit microcontroller with CAN controller |
| P87C591VFB | 27 PF 5% 50V NPO/COG (0805) CHIP CAP TR |
| P83C591SFA | Single-chip 8-bit microcontroller with CAN controller |
| P87C591SFA | Single-chip 8-bit microcontroller with CAN controller |
| P80C591SFB | Single-chip 8-bit microcontroller with CAN controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P80C591SFB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller with CAN controller |
| P80C592 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN |
| P80C592FFA | 制造商:NXP Semiconductors 功能描述: |
| P80C592FFA/00,512 | 功能描述:8位微控制器 -MCU 80C51 W/CAN 16MHZ ROMLESS RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P80C592FFA/00,512 | 制造商:NXP Semiconductors 功能描述:8BIT MCU+CAN, SMD, 80C592, PLCC68 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。