- 您現在的位置：買賣IC網 > PDF目錄369942 > P8042AH (INTEL CORP) UNIVERSAL PERIPHERAL INTERFACE 8-BIT SLAVE MICROCONTROLLER PDF資料下載
參數資料
| 型號： | P8042AH |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | UNIVERSAL PERIPHERAL INTERFACE 8-BIT SLAVE MICROCONTROLLER |
| 中文描述： | 8-BIT, MROM, 0.833 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁數： | 4/20頁 |
| 文件大?。?/td> | 243K |
| 代理商： | P8042AH |
UPI-41AH/42AH
UPI-41AH and UPI-42AH FEATURES
1.
Two Data Bus Buffers, one for input and one for
output. This allows a much cleaner Master/Slave
protocol.
210393–4
2.
8 Bits of Status
ST
7
ST
6
ST
5
ST
4
F
1
F
0
IBF OBF
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
ST
4
–ST
7
are user definable status bits. These
bits are defined by the ‘‘MOV STS, A’’ single byte,
single cycle instruction. Bits 4–7 of the acccumu-
lator are moved to bits 4–7 of the status register.
Bits 0–3 of the status register are not affected.
MOV STS, A
Op Code: 90H
1
0
0
1
0
0
0
0
D
7
D
0
3.
RD and WR are edge triggered. IBF, OBF, F
1
and
INT change internally after the trailing edge of RD
or WR.
210393–6
During the time that the host CPU is reading the
status register, the UPI is prevented from updat-
ing this register or is ‘locked out.’
4.
P
24
and P
25
are port pins or Buffer Flag pins
which can be used to interrupt a master proces-
sor. These pins default to port pins on Reset.
If the ‘‘EN FLAGS’’ instruction has been execut-
ed, P
24
becomes the OBF (Output Buffer Full) pin.
A ‘‘1’’ written to P
24
enables the OBF pin (the pin
outputs the OBF Status Bit). A ‘‘0’’ written to P
24
disables the OBF pin (the pin remains low). This
pin can be used to indicate that valid data is avail-
able from the UPI (in Output Data Bus Buffer).
If ‘‘EN FLAGS’’ has been executed, P
25
becomes
the IBF (Input Buffer Full) pin. A ‘‘1’’ written to P
25
enables the IBF pin (the pin outputs the inverse of
the IBF Status Bit. A ‘‘0’’ written to P
25
disables
the IBF pin (the pin remains low). This pin can be
used to indicate that the UPI is ready for data.
210393–5
Data Bus Buffer Interrupt Capability
EN FLAGS
Op Code: 0F5H
1
1
1
1
0
1
0
1
D
7
D
0
4
相關PDF資料 |
PDF描述 |
|---|---|
| P8242AH | UNIVERSAL PERIPHERAL INTERFACE 8-BIT SLAVE MICROCONTROLLER |
| P8079-01 | SX Series Subminiature Basic Switch, Single Pole Double Throw (SPDT), 250 Vac, 5 A, Crossed Roller Lever Actuator, Solder Termination |
| P8079-11 | InAs photovoltaic detector |
| P8079-21 | InAs photovoltaic detector |
| P8098 | COMMERCIAL/EXPRESS HMOS MICROCONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| P8042AH/2003 | 制造商:Intel 功能描述:8042AH/2003 |
| P8042AHP | 制造商:Intel 功能描述:8042AHP |
| P8044 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:SDLC Communications Controller |
| P8044AH | 制造商:Rochester Electronics LLC 功能描述: |
| P8044AH/R0117 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。