參數(shù)資料
型號(hào): P51XAG33KBA
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
中文描述: 16-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 8/36頁
文件大小: 208K
代理商: P51XAG33KBA
Philips Semiconductors
Product specification
XA-G3
XA 16-bit microcontroller family
32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
8
NAME
VALUE
BIT FUNCTIONS AND ADDRESSES
SFR
ADDRESS
DESCRIPTION
RESET
LSB
MSB
357
356
355
354
353
352
351
350
SWR*
Software Interrupt Request
42A
SWR7
SWR6
SWR5
SWR4
SWR3
SWR2
SWR1
00
2C7
2C6
2C5
2C4
2C3
2C2
2C1
2C0
T2CON*
Timer 2 control register
418
TF2
EXF2
RCLK0
TCLK0
EXEN2
TR2
C/T2
CP/RL2
00
2CF
2CE
2CD
2CC
2CB
2CA
2C9
2C8
T2MOD*
Timer 2 mode control
419
RCLK1
TCLK1
T2OE
DCEN
00
TH2
TL2
T2CAPH
Timer 2 high byte
Timer 2 low byte
Timer 2 capture register,
high byte
Timer 2 capture register,
low byte
459
458
45B
00
00
00
T2CAPL
45A
00
287
286
285
284
283
282
281
280
TCON*
Timer 0 and 1 control register
410
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
00
TH0
TH1
TL0
TL1
Timer 0 high byte
Timer 1 high byte
Timer 0 low byte
Timer 1 low byte
451
453
450
452
00
00
00
00
TMOD
Timer 0 and 1 mode control
45C
GATE
C/T
M1
M0
GATE
C/T
M1
M0
00
28F
28E
28D
28C
28B
28A
289
288
TSTAT*
Timer 0 and 1 extended status
411
T1OE
T0OE
00
2FF
2FE
2FD
2FC
2FB
2FA
2F9
2F8
WDCON*
Watchdog control register
41F
PRE2
PRE1
PRE0
WDRUN
WDTOF
Note 6
WDL
WFEED1
WFEED2
NOTES:
*
SFRs are bit addressable.
1. At reset, the BCR register is loaded with the binary value 0000 0a11, where “a” is the value on the BUSW pin. This defaults the address bus
size to 20 bits since the XA-G3 has only 20 address lines.
2. SFR is loaded from the reset vector.
3. All bits except F1, F0, and P are loaded from the reset vector. Those bits are all 0.
4. Unimplemented bits in SFRs are X (unknown) at all times. Ones should not be written to these bits since they may be used for other
purposes in future XA derivatives. The reset value shown for these bits is 0.
5. Port configurations default to quasi-bidirectional when the XA begins execution from internal code memory after reset, based on the
condition found on the EA pin. Thus all PnCFGA registers will contain FF and PnCFGB registers will contain 00. When the XA begins
execution using external code memory, the default configuration for pins that are associated with the external bus will be push-pull. The
PnCFGA and PnCFGB register contents will reflect this difference.
6. The WDCON reset value is E6 for a Watchdog reset, E4 for all other reset causes.
7. The XA-G3 implements an 8-bit SFR bus, as stated in Chapter 8 of the XA User Guide All SFR accesses must be 8-bit operations. Attempts to
write 16 bits to an SFR will actually write only the lower 8 bits. Sixteen bit SFR reads will return undefined data in the upper byte.
Watchdog timer reload
Watchdog feed 1
Watchdog feed 2
45F
45D
45E
00
x
x
相關(guān)PDF資料
PDF描述
P51XAG33KBBD XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG33KFA XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG33KFBD XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P5506BVG N-Channel Logic Level Enhancement Mode Field Effect Transistor
P5506HVG Dual N-Channel Enhancement Mode Field Effect Transistor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P51XAG33KBBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG33KFA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG33KFBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG37GBA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
P51XAG37GBBD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller