- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369939 > P28F002BC-T80 (INTEL CORP) 28F002BC 2-MBIT (256K X 8) BOOT BLOCK FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | P28F002BC-T80 |
| 廠商： | INTEL CORP |
| 元件分類： | PROM |
| 英文描述： | 28F002BC 2-MBIT (256K X 8) BOOT BLOCK FLASH MEMORY |
| 中文描述： | 256K X 8 FLASH 12V PROM, 80 ns, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁數(shù)： | 18/37頁 |
| 文件大?。?/td> | 455K |
| 代理商： | P28F002BC-T80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
28F002BC 2-MBIT BOOT BLOCK FLASH MEMORY
E
18
PRELIMINARY
Table 5. Status Register Bit Definition
WSMS
ESS
ES
DWS
VPPS
R
R
R
7
6
5
4
3
2
1
0
NOTES:
SR.7 = WRITE STATE MACHINE STATUS (WSMS)
1 = Ready
0 = Busy
The Write State Machine bit must first be checked to
determine program or Block Erase completion,
before the Program or Erase Status bits are checked
for success.
SR.6 = ERASE-SUSPEND STATUS (ESS)
1 = Erase Suspended
0 = Erase In Progress/Completed
When Erase Suspend is issued, the WSM halts
execution and sets both the WSMS and ESS bits to
“1.” The ESS bit remains set to “1” until an Erase
Resume command is issued.
SR.5 = ERASE STATUS
1 = Error In Block Erasure
0 = Successful Block Erase
When this bit is set to “1,” the WSM has applied the
maximum number of erase pulses to the block and is
still unable to successfully verify block erasure.
SR.4 = PROGRAM STATUS
1 = Error in Byte Program
0 = Successful Byte Program
When this bit is set to “1,” the WSM has attempted
but failed to program a byte.
SR.3 = V
PP
STATUS
1 = V
PP
Low Detect, Operation Abort
0 = V
PP
OK
The V
PP
Status bit, unlike an A/D converter, does not
provide continuous indication of V
PP
level, but it does
check the V
PP
level intermittently. The WSM
interrogates V
PP
level only after the program or
erase command sequences have been entered, and
informs the system if V
PP
has not been switched on.
If V
PP
ever goes below V
PPLK
(even during an Erase
Suspend), the status register will set this bit and
abort the operation in progress, even if V
PP
is
returned to a valid level. The V
PP
Status bit is not
guaranteed to report accurate feedback between
V
PPLK
and V
PPH
.
SR.2–SR.0 = RESERVED FOR FUTURE
ENHANCEMENTS
These bits are reserved for future use and should be
masked out when polling the status register.
3.3.4
ERASE MODE
Erase Setup and Erase Confirm commands to the
CUI, along with the address identifying the block to
be erased. This address is latched internally when
the Erase Confirm command is issued. Block
erasure results in all bits within the block being set
to “1.”
If the Erase Confirm command does not follow the
Erase Setup command, the status register
responds by setting both SR.4 and SR.5 to “1” to
indicate an invalid command sequence. The WSM
returns to read status register mode.
The WSM then executes a sequence of internally
timed events to:
1.
2.
Program all bits within the block to “0.”
Verify that all bits within the block are
sufficiently programmed to “0.”
Erase all bits within the block (set all bits to “1”).
Verify that all bits within the block are
sufficiently erased.
3.
4.
While the erase sequence is executing, bit 7 of the
status register is a “0.”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P28F512-150 | 512K(64Kx8)CMOS FLASH MEMORY |
| P28F512-120 | 512K(64Kx8)CMOS FLASH MEMORY |
| P3000AA61 | solid state crowbar devices |
| P3104U | solid state crowbar devices |
| P3203A | solid state crowbar devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P28F010120 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| P28F010-120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:28F010 1024K (128K X 8) CMOS FLASH MEMORY |
| P28F010150 | 制造商:INTEL 功能描述:* |
| P28F010-150 | 制造商:Intel 功能描述: |
| P28F010-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。