參數(shù)資料
型號: P28F001BX-B70
廠商: INTEL CORP
元件分類: PROM
英文描述: 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
中文描述: 128K X 8 FLASH 12V PROM, 70 ns, PDIP32
封裝: 0.620 X 1.640 INCH, PLASTIC, DIP-32
文件頁數(shù): 23/33頁
文件大?。?/td> 436K
代理商: P28F001BX-B70
28F001BX-T/28F001BX-B
AC CHARACTERISTICSDWrite/Erase/Program Operations
(1, 9)
Symbol
Parameter
Notes
28F001BX-70
28F001BX-90
Units
V
CC
e
5V
g
5%
(10)
30 pF
V
CC
e
5V
g
10%
(11)
100 pF
V
CC
e
5V
g
10%
(11)
100 pF
Min
Max
Min
Max
Min
Max
t
AVAV
t
PHWL
t
WC
t
PS
Write Cycle Time
70
75
90
ns
RP
Y
High Recovery to WE
Y
Going Low
2
480
480
480
ns
t
ELWL
t
WLWH
t
PHHWH
t
PHS
RP
Y
V
HH
Setup to WE
Y
Going
High
t
CS
t
WP
CE
Y
Setup to WE
Y
Going Low
10
10
10
ns
WE
Y
Pulse Width
35
40
40
ns
2
100
100
100
ns
t
VPWH
t
AVWH
t
VPS
t
AS
V
PP
Setup to WE
Y
Going High
Address Setup to WE
Y
Going
High
2
100
100
100
ns
3
35
40
40
ns
t
DVWH
t
WHDX
t
WHAX
t
WHEH
t
WHWL
t
WHQV1
t
DS
t
DH
t
AH
t
CH
t
WPH
WE
Y
Pulse Width High
Duration of Programming
Operation
Data Setup to WE
Y
Going High
4
35
40
40
ns
Data Hold from WE
Y
High
10
10
10
ns
Address Hold from WE
Y
High
10
10
10
ns
CE
Y
Hold from WE
Y
High
10
10
10
ns
35
35
35
ns
5, 6, 7
15
15
15
m
s
t
WHQV2
Duration of Erase Operation
(Boot)
5, 6, 7
1.3
1.3
1.3
sec
t
WHQV3
Duration of Erase Operation
(Parameter)
5, 6, 7
1.3
1.3
1.3
sec
t
WHQV4
Duration of Erase Operation
(Main)
5, 6, 7
3.0
3.0
3.0
sec
t
WHGL
t
QVVL
t
QVPH
t
PHBR
Write Recovery before Read
0
0
0
m
s
t
VPH
V
PP
Hold from Valid SRD
t
PHH
RP
Y
V
HH
Hold from Valid SRD
Boot-Block Relock Delay
2, 6
0
0
0
ns
2, 7
0
0
0
ns
2
100
100
100
ns
NOTES:
1. Read timing characteristics during erase and program operations are the same as during read-only operations. Refer to
AC Characteristics for Read-Only Operations.
2. Sampled, not 100% tested.
3. Refer to Table 3 for valid A
IN
for byte programming or block erasure.
4. Refer to Table 3 for valid D
IN
for byte programming or block erasure.
5. The on-chip Write State Machine incorporates all program and erase system functions and overhead of standard Intel
Flash Memory, including byte program and verify (programming) and block precondition, precondition verify, erase and erase
verify (erasing).
6. Program and erase durations are measured to completion (SR.7
e
1). V
PP
should be held at V
PPH
until determination of
program/erase success (SR.3/4/5
e
0).
7. For boot block programming and erasure, RP
Y
should be held at V
HH
until determination of program/erase success
(SR.3/4/5
e
0).
8. Alternate boot block access method.
9. Erase/Program Cycles on extended temperature products is 10,000 cycles.
10. See high speed test configuration.
11. See standard test configuration.
23
相關(guān)PDF資料
PDF描述
P28F001BX-B90 DB9 MALE TO DB9 FEMALE AME
P28F002BC-T120 28F002BC 2-MBIT (256K X 8) BOOT BLOCK FLASH MEMORY
P28F002BC-T80 28F002BC 2-MBIT (256K X 8) BOOT BLOCK FLASH MEMORY
P28F512-150 512K(64Kx8)CMOS FLASH MEMORY
P28F512-120 512K(64Kx8)CMOS FLASH MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P28F001BX-B90 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
P28F001BX-T120 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
P28F001BX-T150 制造商:Intel 功能描述:NOR Flash, 128K x 8, 32 Pin, Plastic, DIP
P28F001BX-T70 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
P28F001BX-T90 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY